MPC5676R
Abstract: No abstract text available
Text: Freescale Semiconductor Mask Set Errata MPC5676R_3N23A Rev. 25 JAN 2013 Mask Set Errata for Mask 3N23A Introduction This report applies to mask 3N23A for these products: • MPC5676R Errata ID Errata Title 5037 CRC: CRC-32 Ethernet and CRC-16 (CCITT) operation do not match industry standards.
|
Original
|
MPC5676R
3N23A
3N23A
MPC5676R
CRC-32
CRC-16
|
PDF
|
MPC68360
Abstract: hdlc DSP56300 MCF5206E MCF5272 MPC860 MCF5272UM
Text: Technical Data MCF 5272HDLCUG Rev. 0, 2/2002 MCF5272 Soft HDLC User’s Guide High Level Data Link Control HDLC is a bit-oriented Open Systems Interconnection (OSI) Layer 2 protocol commonly used in data communications systems. Many other common layer 2 protocols, for example, ISDN LAP-B, ISDN LAP-D, and Ethernet, are heavily based on
|
Original
|
5272HDLCUG
MCF5272
MPC68360
hdlc
DSP56300
MCF5206E
MPC860
MCF5272UM
|
PDF
|
x23 umi
Abstract: x22 umi fpga vhdl code for crc-32 umi x22 H440 CRC32 CRC-32 P802 k4107 0180C2000001
Text: ispLever CORE TM LatticeSCM Ethernet flexiMAC MACO Core User’s Guide September 2009 ipug48_01.8 LatticeSCM Ethernet flexiMAC MACO Core User’s Guide Lattice Semiconductor Introduction The LatticeSCM Ethernet flexiMAC™ MACO™ IP core assists the FPGA designer’s efforts by providing pretested, reusable functions that can be easily plugged in, freeing designers to focus on their unique system architecture. These blocks eliminate the need to “re-invent the wheel,” by providing either an industry-standard Layer 2 flexible packet framer and parser or a Layer 1 multi-protocol functionality of the Physical Coding Sublayer PCS
|
Original
|
ipug48
x23 umi
x22 umi
fpga vhdl code for crc-32
umi x22
H440
CRC32
CRC-32
P802
k4107
0180C2000001
|
PDF
|
GT-48001A
Abstract: No abstract text available
Text: TECHNICAL BULLETIN Galileo Technology Differences Between the GT-48001 and GT-48001A TM October 23, 1996 Rev 1.1 TB-48001A-002 About the GT-48001A The GT-48001A is a feature enhanced version of the original GT-48001 8 Port Switched Ethernet Controller. All of the
|
Original
|
GT-48001
GT-48001A
TB-48001A-002
GT-48001A
GT48001A.
GT-48001,
|
PDF
|
GT-48002A
Abstract: GT-48002 ICS1890 QS6612
Text: TECHNICAL BULLETIN Galileo Technology TM Differences Between the GT-48002 and GT-48002A November 30, 1996 Rev 1.1 TB-48002A-002 About the GT-48002A The GT-48002A is a feature enhanced version of the original GT-48002 2 Port Fast Ethernet Switch Controller. All of
|
Original
|
GT-48002
GT-48002A
TB-48002A-002
GT-48002A
GT-48002,
ICS1890
QS6612
|
PDF
|
16X10
Abstract: S5N8946
Text: S5N8946 ADSL/CABLE MODEM MCU 7 ETHERNET CONTROLLER ETHERNET CONTROLLER OVERVIEW The S5N8946 has an Ethernet controller which operates at either 10-Mbits per second in half-duplex or full-duplex mode. In half-duplex mode, the controller supports the IEEE 802.3 carrier sense multiple access with collision
|
Original
|
S5N8946
10-Mbits
16X10
|
PDF
|
4 bit microprocessor
Abstract: 32 bit modulo adder parity and crc bit adder
Text: Implementing Cyclical Redundancy Check with Vantis Devices Application Note Implementing Cyclical Redundancy Check with Vantis Devices INTRODUCTION Reliable communications are a necessity in today’s age, whether between two microprocessors or across an ethernet connection. To ensure reliable communications, it is necessary to check
|
Original
|
|
PDF
|
laf 0001
Abstract: laf 0001 power AMD 386DX laf 0001 equal "Attachment Unit Interface" lsi 1db6 isa-hub RG58A/U 386DX Z8000
Text: PRELIMINARY Am79C90 CMOS Local Area Network Controller for Ethernet C-LANCE DISTINCTIVE CHARACTERISTICS • Compatible with Ethernet and IEEE 802.3 10BASE-5 Type A, and 10BASE-2 Type B, “Cheapernet,” 10BASE-T ■ Easily interfaced with 80x86, 680x0, Am29000,
|
Original
|
Am79C90
10BASE-5
10BASE-2
10BASE-T
80x86,
680x0,
Am29000
Z8000TM
64-byte
48-byte
laf 0001
laf 0001 power
AMD 386DX
laf 0001 equal
"Attachment Unit Interface" lsi
1db6
isa-hub
RG58A/U
386DX
Z8000
|
PDF
|
h946
Abstract: H945 H944 h965 H924 h940 295050 transistor h945 H948 transistor BC rx
Text: LatticeECP3 and Marvell 10 Gbps Physical/MAC Layer Interoperability July 2010 Technical Note TN1219 Introduction This technical note describes a Physical/MAC Layer 10-Gigabit Ethernet interoperability test between a LatticeECP3 device and the Marvell Alaska 88X2040 device. The test exercises the Physical/MAC Layer up to
|
Original
|
TN1219
10-Gigabit
88X2040
h946
H945
H944
h965
H924
h940
295050
transistor h945
H948
transistor BC rx
|
PDF
|
21140-AC
Abstract: pin configuration of d flip flip 7474 08-100BASE-FXFD digital 21140a 7474 d flip 7474 d-flip flop 28F020 74FCT273 74FCT823 93LC46B
Text: Using the Digital Semiconductor 21140A with Boot ROM, Serial ROM, and External Register: An Application Note Order Number: EC–QPQWA–TE This application note provides information necessary to implement connections between the Digital Semiconductor 21140A Fast Ethernet
|
Original
|
1140A
21140-AC
pin configuration of d flip flip 7474
08-100BASE-FXFD
digital 21140a
7474 d flip
7474 d-flip flop
28F020
74FCT273
74FCT823
93LC46B
|
PDF
|
28F020
Abstract: 74FCT273 74FCT823 93LC46B 21x4x mbz1
Text: Using the Digital Semiconductor 21140A with Boot ROM, Serial ROM, and External Register: An Application Note Order Number: EC–QPQWA–TE This application note provides information necessary to implement connections between the Digital Semiconductor 21140A Fast Ethernet
|
Original
|
1140A
28F020
74FCT273
74FCT823
93LC46B
21x4x
mbz1
|
PDF
|
router board 433 circuit diagram for ethernet
Abstract: fastpath router ixp1240 microengine CRC-32 IXP1200 IXP1250
Text: IXP1200 Network Processor Family ATM OC-3/12/Ethernet IP Router Example Design Application Note - Rev 1.0, 3/20/2002 Order Number: 278393-001 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual
|
Original
|
IXP1200
OC-3/12/Ethernet
RFC1577
IXP1240
router board 433 circuit diagram for ethernet
fastpath router
microengine
CRC-32
IXP1250
|
PDF
|
rtl8029as
Abstract: RTL8029 realtek ethernet RCR 9346 cmd Realtek RTL8029 AS realtek rtl8029 8029A 8029as NE2000 PCI 8029h
Text: RTL8029AS Realtek PCI Full-Duplex Ethernet Controller with built-in SRAM ADVANCE INFORMATION REALTEK SEMI-CONDUCTOR CO., LTD. HEAD OFFICE 1F, NO. 11, INDUSTRY E. RD. IX, SCIENCE-BASED INDUSTRIAL PARK, HSINCHU 30077, TAIWAN, R.O.C. TEL:886-3-5780211 FAX:886-3-5776047
|
Original
|
RTL8029AS
RTL8029AS
14x20
RTL8029
realtek ethernet RCR
9346 cmd
Realtek RTL8029 AS
realtek rtl8029
8029A
8029as
NE2000 PCI
8029h
|
PDF
|
h945
Abstract: H944 transistor h945 h965 h946 H948 IR1518 BCM56800 h945 transistor H808
Text: LatticeECP3 and Broadcom 10 Gbps Physical/MAC Layer Interoperability July 2010 Technical Note TN1218 Introduction This technical note describes a Physical/MAC layer 10-Gigabit Ethernet interoperability test between a LatticeECP3 device and the Broadcom BCM56800 network switch. The test exercises the Physical/MAC layer
|
Original
|
TN1218
10-Gigabit
BCM56800
h945
H944
transistor h945
h965
h946
H948
IR1518
h945 transistor
H808
|
PDF
|
|
tag 8833
Abstract: 0.35 um CMOS technology DNCM01
Text: Advance Data Sheet February 1997 DNCM01 10/100 Ethernet MAC ASIC Macrocell Features • Compliant with ISO 8802.3−1993, IEEE* 802.3u− 1995, and IEEE 802.3x−1995 standards for media access control: — Data transmission and reception rates of 10 Mbits/s at a clock speed of 2.5 MHz or
|
Original
|
DNCM01
3x-1995
DS97-045ASIC
tag 8833
0.35 um CMOS technology
DNCM01
|
PDF
|
crc8 1wire
Abstract: CRC-16 ccitt CRC-64-ISO CRC-8 ccitt ECMA-182 code 4 bit LFSR
Text: PSoC Creator Component Datasheet Cyclic Redundancy Check CRC 2.20 Features • 1 to 64 bits • Time Division Multiplexing mode Requires clock and data for serial bit stream input Serial data in, parallel result Standard [CRC-1 (parity bit), CRC-4 (ITU-T G.704), CRC-5-USB, etc.] or custom polynomial
|
Original
|
|
PDF
|
traffic light controls using 8086
Abstract: 04C1h D033A
Text: Advanced Micro Devices Am7990 Local Area Network Controller for Ethernet LANCE DISTINCTIVE CHARACTERISTICS Compatible with Ethernet and IEEE 802.3 10BASE 5 Type A, and 10BASE 2 Type B, “Cheaper net” • Network and packet error reporting ■ Back-to-back packet reception with as little as
|
OCR Scan
|
Am7990
10BASE
80x86
680x0,
Am29000
Z8000TM,
24-bit
Am7990
48-pin
traffic light controls using 8086
04C1h
D033A
|
PDF
|
traffic light controls using 8086
Abstract: traffic light 8086 ic laf 0001 Supply Control LAF 0001 10BASE Z8000 microprocessor closed loop control dali s1.2 am7990 laf 0001 power
Text: Am7990 Advanced Micro Devices Local Area Network Controller for Ethernet LANCE DISTINCTIVE CHARACTERISTICS Compatible with Ethernet and IEEE 802.3 10BASE 5 Type A, and 10BASE 2 Type B, “Cheapernet” • Network and packet error reporting ■ Back-to-back packet reception with as little as
|
OCR Scan
|
Am7990
10BASE
80x86
680x0,
Am29000
Z8000â
24-bit
48-pin
traffic light controls using 8086
traffic light 8086
ic laf 0001
Supply Control LAF 0001
Z8000
microprocessor closed loop control
dali s1.2
laf 0001 power
|
PDF
|
am7990
Abstract: No abstract text available
Text: Am7990 Advanced Micro Devices Local Area Network Controller for Ethernet LANCE DISTINCTIVE CHARACTERISTICS Compatible with Ethernet and IEEE 802.3 10BASE 5 Type A, and 10BASE 2 Type B, “Cheapernet” • Network and packet error reporting ■ Back-to-back packet reception with as little as
|
OCR Scan
|
Am7990
10BASE
80x86
680x0,
Am29000
Z8000â
24-bit
Am7990
BV8PL028
|
PDF
|
NCR92C122
Abstract: No abstract text available
Text: NCR92C122 FUNCTIONAL DESCRIPTION The NCR92C122 functions as an Ethernet LAN controller with integrated Media Access Controller MAC , M anchester Encoder/Decoder, or MENDEC (PLS), Attachment Unit Interface (AUI), and 10BASE-T transceiver (PMA). An on-chip crystal oscillator and
|
OCR Scan
|
NCR92C122
10BASE-T
NCR92C122
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY AMD£I Am79C90 CMOS Local Area Network Controller for Ethernet C-LANCE DISTINCTIVE CHARACTERISTICS • Compatible with Ethernet and IEEE 802.3 10BASE-5Type A, and 10BASE-2Type B, “Cheapernet,” 10BASE-T ■ Easily interfaced with 80x86, 680x0, Am29000 ,
|
OCR Scan
|
Am79C90
10BASE-5Type
10BASE-2Type
10BASE-T
80x86,
680x0,
Am29000
Z8000â
64-byte
48-byte
|
PDF
|
17BM1
Abstract: No abstract text available
Text: PRELIMINARY AMDZ1 Am79C90 CMOS Local Area Network Controller for Ethernet C-LANCE DISTINCTIVE CHARACTERISTICS • Compatible with Ethernet and IEEE 802.3 10BASE-5Type A, and 10BASE-2Type B, “C h e a p e rn e t1 0 B A S E -T ■ Easily interfaced with 80x86, 680x0, Am29000@,
|
OCR Scan
|
Am79C90
10BASE-5Type
10BASE-2Type
80x86,
680x0,
Am29000
Z8000TM
64-byte
48-byteTransmit
24-bit-wide
17BM1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY a Am79C90 CMOS Local Area Network Controller for Ethernet C-LANCE Advanced Micro Devices DISTINCTIVE CHARACTERISTICS • Compatible with Ethernet and IEEE 802.3 10BASE 5 Type A, and 10BASE 2 Type B, “Cheapernet,” 10BASE-T ■ Easily interfaced with 80x86,680x0, Am29000 ,
|
OCR Scan
|
Am79C90
10BASE
10BASE-T
80x86
680x0,
Am29000
Z8000â
64-byte
48-byte
|
PDF
|
ic laf 0001
Abstract: laf 0001 equal laf 0001 power laf 0001 ic BIT1502
Text: 066ZU JV Am7990 Local Area Network Controller for Ethernet LANCE DISTINCTIVE CHARACTERISTICS Compatible with Ethernet and IEEE-802.3 Rev D (10 Base 5 Type A, and 10 Base 2 Type B, "Cheapernet") Easily interfaced to 8086,68000, ¿8000, LSI-II micropro cessors
|
OCR Scan
|
066ZU
Am7990
IEEE-802
24-bit
Am7990
48-pin
5698A
ic laf 0001
laf 0001 equal
laf 0001 power
laf 0001 ic
BIT1502
|
PDF
|