Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CRC64 POLYNOMIAL Search Results

    CRC64 POLYNOMIAL Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    vhdl code CRC

    Abstract: vhdl code CRC 32 verilog code 3 bit CRC SP006 CRC64 polynomial CRC64 verilog code for digital calculator LocalLink verilog code for fibre channel vhdl code CRC32
    Text: Virtex-5 CRC Wizard v1.2 DS589 October 10, 2007 Product Specification Introduction LogiCORE Facts The LogiCORE Cyclic Redundancy Check CRC Wizard provides a LocalLink wrapper for the CRC hard macro available in the Virtex™-5 LXT and SXT devices. The CRC Wizard can be customized to suit a wide


    Original     		PDF DS589 SP006: UG189: UG196: DS100: vhdl code CRC vhdl code CRC 32 verilog code 3 bit CRC SP006 CRC64 polynomial CRC64 verilog code for digital calculator LocalLink verilog code for fibre channel vhdl code CRC32

    Virtex 5 LX50T

    Abstract: CRC64 polynomial Virtex-5 LX50T CRC32 CRC-32 CRC64 LX50T DS589 LXT e2
    Text: Virtex-5 FPGA CRC Wizard v1.3 User Guide UG189 v1.4.1 March 24, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG189 Virtex 5 LX50T CRC64 polynomial Virtex-5 LX50T CRC32 CRC-32 CRC64 LX50T DS589 LXT e2

    ug196

    Abstract: johnson tiles GTX tile oversampling recovered clock XC5VLX30T-FF323 aurora GTX ROSENBERGER XC5VSX50TFF665 2F-15 UCF virtex-4 BLM15HB221SN1
    Text: Virtex-5 FPGA RocketIO GTP Transceiver User Guide UG196 v2.0 June 10, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG196 ug196 johnson tiles GTX tile oversampling recovered clock XC5VLX30T-FF323 aurora GTX ROSENBERGER XC5VSX50TFF665 2F-15 UCF virtex-4 BLM15HB221SN1

    UG196

    Abstract: MP21608S221A xc5vlx30t-ff323 XC5VLX155T-FF1738 XC5VSX50TFF665 direct sequence spread spectrum virtex-5 FERRITE-220 FF1136 XC5VLX30T-FF665 XC5VLX110T-FF1738
    Text: Virtex-5 FPGA RocketIO GTP Transceiver User Guide UG196 v2.1 December 3, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG196 time16 UG196 MP21608S221A xc5vlx30t-ff323 XC5VLX155T-FF1738 XC5VSX50TFF665 direct sequence spread spectrum virtex-5 FERRITE-220 FF1136 XC5VLX30T-FF665 XC5VLX110T-FF1738

    MP21608S221A

    Abstract: UG198 FERRITE-220 GTX tile oversampling recovered clock ROSENBERGER verilog code for linear interpolation filter aurora GTX BLM15HB221SN1 gearbox rev maxim DVB
    Text: Virtex-5 FPGA RocketIO GTX Transceiver User Guide UG198 v2.1 November 17, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG198 MP21608S221A UG198 FERRITE-220 GTX tile oversampling recovered clock ROSENBERGER verilog code for linear interpolation filter aurora GTX BLM15HB221SN1 gearbox rev maxim DVB

    ug198

    Abstract: XC5VFX130T-FF1738 XC5VFX30T-FF665 XC5VFX70T-FF665 MGTRXP0 MP21608S221A RocketIO seminar Applications Book Maxim VCO 10G vhdl code for 16 prbs generator
    Text: Virtex-5 FPGA RocketIO GTX Transceiver User Guide UG198 v3.0 October 30, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG198 time62 ug198 XC5VFX130T-FF1738 XC5VFX30T-FF665 XC5VFX70T-FF665 MGTRXP0 MP21608S221A RocketIO seminar Applications Book Maxim VCO 10G vhdl code for 16 prbs generator

    MT25QU512

    Abstract: No abstract text available
    Text: 512Mb, 1.8V Multiple I/O Serial Flash Memory Features Micron Serial NOR Flash Memory 1.8V, Multiple I/O, 4KB, 32KB, 64KB Sector Erase MT25QU512AB Features Options • Voltage – 1.7–2.0V • Density – 512Mb • Device stacking – Monolithic • Lithography


    Original     		PDF 512Mb, MT25QU512AB 512Mb 16-pin SO16W, SO16-Wide, SOIC-16) 24-ball 05/6mm TBGA24) MT25QU512

    Untitled

    Abstract: No abstract text available
    Text: 2Gb, 3V Multiple I/O Serial Flash Memory Features Micron Serial NOR Flash Memory 3V, Multiple I/O, 4KB, 32KB, 64KB Sector Erase MT25QL02GC Features Options • Voltage – 2.7–3.6V • Density – 1Gb • Device stacking – Monolithic • Lithography – 45nm


    Original     		PDF MT25QL02GC 24-ball 05/6mm TBGA24) 09005aef8579b8b8

    MT25QL01

    Abstract: No abstract text available
    Text: 1Gb, 3V Multiple I/O Serial Flash Memory Features Micron Serial NOR Flash Memory 3V, Multiple I/O, 4KB, 32KB, 64KB Sector Erase MT25QL01GB Features Options • Voltage – 2.7–3.6V • Density – 1Gb • Device stacking – Monolithic • Lithography – 45nm


    Original     		PDF MT25QL01GB 24-ball 05/6mm TBGA24) 09005aef8579b8b4 MT25QL01

    Untitled

    Abstract: No abstract text available
    Text: 512Mb, 3V Multiple I/O Serial Flash Memory Features Micron Serial NOR Flash Memory 3V, Multiple I/O, 64KB, Sector Erase MT25QL512AB Features Options • Voltage – 2.7–3.6V • Density – 512Mb • Device stacking – Monolithic • Lithography – 45nm


    Original     		PDF 512Mb, MT25QL512AB 512Mb 16-pin SO16W, SO16-Wide, SOIC-16) 24-ball 05/6mm TBGA24)

    MT25QU02

    Abstract: 0/CRC64
    Text: 2Gb, 1.8V Multiple I/O Serial Flash Memory Features Micron Serial NOR Flash Memory 1.8V, Multiple I/O, 64KB Sector Erase MT25QU02GAB Features Options • Voltage – 1.7–2.0V • Density – 2Gb • Device stacking – Monolithic • Lithography – 45nm


    Original     		PDF MT25QU02GAB 16-pin SO16W, SO16-Wide, SOIC-16) 24-ball 05/6mm TBGA24) 09005aef857a7818 MT25QU02 0/CRC64

    Untitled

    Abstract: No abstract text available
    Text: 1Gb, 1.8V Multiple I/O Serial Flash Memory Features Micron Serial NOR Flash Memory 1.8V, Multiple I/O, 64KB Sector Erase MT25QU01GAB Features Options • Voltage – 1.7–2.0V • Density – 1Gb • Device stacking – Monolithic • Lithography – 45nm


    Original     		PDF MT25QU01GAB 16-pin SO16W, SO16-Wide, SOIC-16) 24-ball 05/6mm TBGA24) 09005aef857a770a

    RBS 2202

    Abstract: Lucent SLC 2000 4558 X data sheet SA4-13 data sheet ic 7495 B20-B2E HDB3 CODING DECODING FPGA SA5-27 5N26 FRM8 relay datasheet
    Text: Preliminary Data Sheet October 2000 TFRA08C13 OCTAL T1/E1 Framer Features • Eight independent T1/E1 transmit and receive framers. ■ Internal DS1 transmit clock synthesis—no external oscillator necessary. ■ Comprehensive alarm reporting and performance


    Original     		PDF TFRA08C13 DS00-190PDH DS99-039T1E1) RBS 2202 Lucent SLC 2000 4558 X data sheet SA4-13 data sheet ic 7495 B20-B2E HDB3 CODING DECODING FPGA SA5-27 5N26 FRM8 relay datasheet

    M25C22

    Abstract: SA4-13 SA5-27
    Text: Preliminary Data Sheet April 2002 TFRA08C13 OCTAL T1/E1 Framer Features • Eight independent T1/E1 transmit and receive framers. ■ Internal DS1 transmit clock synthesis—no external oscillator necessary. ■ Comprehensive alarm reporting and performance


    Original     		PDF TFRA08C13 352-pin tran7000 DS00-190PDH DS99-039T1E1) M25C22 SA4-13 SA5-27

    RBS 2202

    Abstract: SA4-13 SA5-27 LC1 D09 10 PR70 SR10 SR12 T7633 TFRA08C13 AMI encoding circuit diagram
    Text: Preliminary Data Sheet May 2002 TFRA08C13 OCTAL T1/E1 Framer Features • Eight independent T1/E1 transmit and receive framers. ■ Internal DS1 transmit clock synthesis—no external oscillator necessary. ■ Comprehensive alarm reporting and performance


    Original     		PDF TFRA08C13 DS02-240BBAC DS00-190PDH) RBS 2202 SA4-13 SA5-27 LC1 D09 10 PR70 SR10 SR12 T7633 AMI encoding circuit diagram

    M25C22

    Abstract: SA5-27 SA4-13 SA517 Y32-Y33 Y08-Y09 SA515 SA519 Y18-Y19 Y10-Y11
    Text: Preliminary Data Sheet September 2000 TFRA08C13 OCTAL T1/E1 Framer Features • Eight independent T1/E1 transmit and receive framers. ■ Internal DS1 transmit clock synthesis—no external oscillator necessary. ■ Comprehensive alarm reporting and performance


    Original     		PDF TFRA08C13 352-pin DS00-190PDH DS99-039T1E1) M25C22 SA5-27 SA4-13 SA517 Y32-Y33 Y08-Y09 SA515 SA519 Y18-Y19 Y10-Y11

    RBS 2202

    Abstract: SA4-13 SA5-27 LC1 D09 01 SR10 SR12 T7633 PR70 TFRA08C133BAL3-db LC1 D25 004
    Text: Data Sheet February 2003 TFRA08C133BAL3 OCTAL T1/E1 Framer Features • Eight independent T1/E1 transmit and receive framers. ■ Internal DS1 transmit clock synthesis—no external oscillator necessary. ■ Comprehensive alarm reporting and performance monitoring:


    Original     		PDF TFRA08C133BAL3 DS03-055AGG DS02-240BBAC) RBS 2202 SA4-13 SA5-27 LC1 D09 01 SR10 SR12 T7633 PR70 TFRA08C133BAL3-db LC1 D25 004

    SA4-13

    Abstract: SA5-27 RHS25
    Text: Device Advisory October 1999 TFRA08C13 Device Advisory for Version 2.0 of the Device Introduction This advisory refers to version 2.0 of the TFRA08C13 Octal T1/E1 Framer. This advisory addresses the timing issue of the microprocessor interface when FDL registers are accessed. This advisory also introduces guidelines for interfacing TFRA08C13 with processors of the Motorola* M68000 family.


    Original     		PDF TFRA08C13 M68000 DS99-039T1E1 DS98-282TIC) SA4-13 SA5-27 RHS25

    RBS 2202

    Abstract: 2202 bts diode S4 68a T7630 SA5-27 TND 027 YM SA4-13 f 4556 PR70 Lucent SLC 2000
    Text: Preliminary Data Sheet May 2002 T7630 Dual T1/E1 5.0 V Short-Haul Terminator Terminator-II Features • The T7630 Dual T1/E1 Terminator consists of two independent, highly integrated, software-configurable, full-featured short-haul transceiver/framers. The T7630 provides glueless interconnection from a


    Original     		PDF T7630 DS02-243BBAC DS00-191TIC) RBS 2202 2202 bts diode S4 68a SA5-27 TND 027 YM SA4-13 f 4556 PR70 Lucent SLC 2000

    RBS 6601

    Abstract: fault codes for RBS 6601 RBS 2202 Product Description for RBS 6601 6601 bts T7630 bts rbs 2202 CEPT-E1 f 4556 rbs 6601 description
    Text: Device Advisory September 1999 T7630 Device Advisory for Version 2.0 of the Device Introduction This advisory applies to the T7630 Dual T1/E1 5.0 V Short-Haul Terminator as described in the May 1998 T7630 Dual T1/E1 5.0 V Short-Haul Terminator Terminator-II Preliminary Data Sheet (DS98-234TIC).


    Original     		PDF T7630 DS98-234TIC) A8--A11, A0--A11) DS98-234TIC DS97-555TIC AY98-008TIC) RBS 6601 fault codes for RBS 6601 RBS 2202 Product Description for RBS 6601 6601 bts bts rbs 2202 CEPT-E1 f 4556 rbs 6601 description

    SA4-13

    Abstract: AUB-13 EFL 231 m25c22
    Text: Lucent Technologies Bell Labs Innovations TFRA08C13 Octal T1/E1 Framer Preliminary Data Sheet November 1998 microelectronics group Lucent Technologies Bell Labs Innovations TFRA08C13 Octal T1/E1 Framer Features Facility Data Link Features • Eight independent T1/E1 transmit and receive


    OCR Scan     		PDF TFRA08C13 DS99-039T1E1 DS98-282TIC) SA4-13 AUB-13 EFL 231 m25c22

    Untitled

    Abstract: No abstract text available
    Text: microelectronics Preliminary Data Sheet November 1998 group Lucent Technologies Bell Labs Innovations TFRA08C13 Octal T1/E1 Framer Features Facility Data Link Features • Eight independent T1/E1 transmit and receive framers. m Internal DS1 transmit clock synthesis—no external


    OCR Scan     		PDF TFRA08C13 DS99-039T1E1 DS98-282TÃ 005002b

    SA625

    Abstract: Lucent SLC 2000 AP-222
    Text: I c r o e l e c t r on Advance Data Sheet May 1998 group Lucent Technologies Bell Labs Innovations T7633 DualT1/E1 3.3 V Short-Haul Terminator Features Alarm reporting and performance monitoring per AT&T, ANSI, and ITU-T standards. T heT7633 DualT1/E1 Terminator consists of two


    OCR Scan     		PDF T7633 heT7633 SA625 Lucent SLC 2000 AP-222

    Untitled

    Abstract: No abstract text available
    Text: Preliminary Data Sheet May 1998 group Lucent Technologies Bell Labs Innovations T7630 DualT1/E1 5.0 V Short-Haul Terminator Terminator-ll Features • Alarm reporting and performance monitoring per AT&T, ANSI, and ITU-T standards. T heT7630 Dual T1/E1 Terminator consists of two


    OCR Scan     		PDF T7630 heT7630 loopbac27 TR-TSY-000194