EBD12RB8ALFA-1A
Abstract: EBD12RB8ALFA-75 EBD12RB8ALFA-7A
Text: PRELIMINARY DATA SHEET 128MB Registered DDR SDRAM DIMM EBD12RB8ALFA 16M words x 72 bits, 1 Bank Description Features The EBD12RB8ALFA is a 16M × 72 × 1 bank Double Data Rate (DDR) SDRAM Module, mounted 9 pieces of 128M bits DDR SDRAM (EDD1208ALTA) sealed in
|
Original
|
PDF
|
128MB
EBD12RB8ALFA
EBD12RB8ALFA
EDD1208ALTA)
M01E0107
E0212E10
EBD12RB8ALFA-1A
EBD12RB8ALFA-75
EBD12RB8ALFA-7A
|
EBD26UB8ALFA-1A
Abstract: EBD26UB8ALFA-75 EBD26UB8ALFA-7A
Text: PRELIMINARY DATA SHEET 256MB Unbuffered DDR SDRAM DIMM EBD26UB8ALFA 32M words x 64 bits, 2 Banks Description Features The EBD26UB8ALFA is 32M words × 64 bits, 2 banks Double Data Rate (DDR) SDRAM unbuffered module, mounted 16 pieces of 128M bits DDR SDRAM
|
Original
|
PDF
|
256MB
EBD26UB8ALFA
EBD26UB8ALFA
EDD1208ALTA)
184-pin
M01E0107
E0215E10
EBD26UB8ALFA-1A
EBD26UB8ALFA-75
EBD26UB8ALFA-7A
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET 256MB Unbuffered DDR SDRAM DIMM EBD26UB8ALFA 32M words x 64 bits, 2 Banks Description Features The EBD26UB8ALFA is 32M words × 64 bits, 2 banks Double Data Rate (DDR) SDRAM unbuffered module, mounted 16 pieces of 128M bits DDR SDRAM
|
Original
|
PDF
|
256MB
EBD26UB8ALFA
EBD26UB8ALFA
EDD1208ALTA)
184-pin
M01E0107
E0215E10
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET 128MB Registered DDR SDRAM DIMM EBD12RB8ALFB 16M words x 72 bits, 1 Bank Description Features The EBD12RB8ALFB is a 16M × 72 × 1 bank Double Data Rate (DDR) SDRAM Module, mounted 9 pieces of 128M bits DDR SDRAM (EDD1208ALTA) sealed in TSOP package, 1 piece of PLL clock driver, 2 pieces of
|
Original
|
PDF
|
128MB
EBD12RB8ALFB
EBD12RB8ALFB
EDD1208ALTA)
M01E0107
E0235E10
|
EBD12UB8ALF-1A
Abstract: EBD12UB8ALF-75 EBD12UB8ALF-7A
Text: PRELIMINARY DATA SHEET 128MB Unbuffered DDR SDRAM DIMM EBD12UB8ALF 16M words x 64 bits, 1 Bank Description Features The EBD12UB8ALF is 16M words × 64 bits, 1 bank Double Data Rate (DDR) SDRAM unbuffered module, mounted 8 pieces of 128M bits DDR SDRAM (EDD1208ALTA) sealed in TSOP package. Read and
|
Original
|
PDF
|
128MB
EBD12UB8ALF
EBD12UB8ALF
EDD1208ALTA)
184-pin
M01E0107
E0216E10
EBD12UB8ALF-1A
EBD12UB8ALF-75
EBD12UB8ALF-7A
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET 128MB Unbuffered DDR SDRAM DIMM EBD12UB8ALF 16M words x 64 bits, 1 Bank Description Features The EBD12UB8ALF is 16M words × 64 bits, 1 bank Double Data Rate (DDR) SDRAM unbuffered module, mounted 8 pieces of 128M bits DDR SDRAM (EDD1208ALTA) sealed in TSOP package. Read and
|
Original
|
PDF
|
128MB
EBD12UB8ALF
EBD12UB8ALF
EDD1208ALTA)
184-pin
M01E0107
E0216E10
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET 128MB Registered DDR SDRAM DIMM EBD12RB8ALFA 16M words x 72 bits, 1 Bank Description Features The EBD12RB8ALFA is a 16M × 72 × 1 bank Double Data Rate (DDR) SDRAM Module, mounted 9 pieces of 128M bits DDR SDRAM (EDD1208ALTA) sealed in
|
Original
|
PDF
|
128MB
EBD12RB8ALFA
EBD12RB8ALFA
EDD1208ALTA)
M01E0107
E0212E11
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET 64MB Unbuffered DDR SDRAM DIMM EBD64UB6ALF 8M words x 64 bits, 1 Bank Description Features The EBD64UB6ALF is 8M words × 64 bits, 1 bank Double Data Rate (DDR) SDRAM unbuffered module, mounted 4 pieces of 128M bits DDR SDRAM (EDD1216ALTA) sealed in TSOP package. Read and
|
Original
|
PDF
|
EBD64UB6ALF
EBD64UB6ALF
EDD1216ALTA)
184-pin
M01E0107
E0217E10
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET 256MB Registered DDR SDRAM DIMM EBD25RB4ALFB 32M words x 72 bits, 1 Bank Description Features The EBD25RB4ALFB is a 32M × 72 × 1 bank Double Data Rate (DDR) SDRAM Module, mounted 18 pieces of 128M bits DDR SDRAM (EDD1204ALTA) sealed in TSOP package, 1 piece of PLL clock driver, 2 pieces of
|
Original
|
PDF
|
256MB
EBD25RB4ALFB
EBD25RB4ALFB
EDD1204ALTA)
M01E0107
E0236E10
|
EBD25RB4ALFA-1A
Abstract: EBD25RB4ALFA-75 EBD25RB4ALFA-7A
Text: PRELIMINARY DATA SHEET 256MB Registered DDR SDRAM DIMM EBD25RB4ALFA 32M words x 72 bits, 1 Bank Description Features The EBD25RB4ALFA is a 32M × 72 × 1 bank Double Data Rate (DDR) SDRAM Module, mounted 18 pieces of 128M bits DDR SDRAM (EDD1204ALTA) sealed in
|
Original
|
PDF
|
256MB
EBD25RB4ALFA
EBD25RB4ALFA
EDD1204ALTA)
M01E0107
E0211E11
EBD25RB4ALFA-1A
EBD25RB4ALFA-75
EBD25RB4ALFA-7A
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET 128M bits DDR SDRAM EDD1232AABH-5 4M words x 32 bits, DDR400 Description Features The EDD1232AABH is a 128M bits DDR SDRAM organized as 1,048,576 words × 32 bits × 4 banks. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data
|
Original
|
PDF
|
EDD1232AABH-5
DDR400)
EDD1232AABH
144-ball
400Mbps
M01E0107
E0532E40
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET 128M bits DDR SDRAM EDD1232AABH-5 4M words x 32 bits, DDR400 Description Features The EDD1232AA is a 128M bits DDR SDRAM organized as 1,048,576 words × 32 bits × 4 banks. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data
|
Original
|
PDF
|
EDD1232AABH-5
DDR400)
EDD1232AA
144-ball
400Mbps
M01E0107
E0532E30
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET 128M bits DDR SDRAM EDD1232AAFA-5 4M words x 32 bits, DDR400 Description Features The EDD1232AA is a 128M bits DDR SDRAM organized as 1,048,576 words × 32 bits × 4 banks. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data
|
Original
|
PDF
|
EDD1232AAFA-5
DDR400)
EDD1232AA
100-pin
400Mbps
M01E0107
E0401E20
|
DDR400
Abstract: EDD1232AAFA-5C-E
Text: PRELIMINARY DATA SHEET 128M bits DDR SDRAM EDD1232AAFA-5 4M words x 32 bits, DDR400 Description Features The EDD1232AA is a 128M bits DDR SDRAM organized as 1,048,576 words × 32 bits × 4 banks. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data
|
Original
|
PDF
|
EDD1232AAFA-5
DDR400)
EDD1232AA
100-pin
400Mbps
M01E0107
E0401E30
DDR400
EDD1232AAFA-5C-E
|
|
HB54A5129F1
Abstract: HB54A5129F1-10B HM5425401BTT
Text: No.05 -1902B Feb, 08, 2000 C/O DRAM Engineering Dept. Semiconductor & Integrated Circuit Group. Hitachi, Ltd. 5-20-1 Josuihon-cho, Kodaira-shi, Tokyo, Japan HP/NSD HITACHI SEMICONDUCTOR TECHNICAL REPORT HB54A5129F1-10B Data Sheet Reported by M.Tanaka T.Oono
|
Original
|
PDF
|
-1902B
HB54A5129F1-10B
HB54A5129F1-10B
64-Mword
72-bit,
ADE-203-1159
HB54A5129F1
HM5425401BTT
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET 128M bits DDR SDRAM EDD1232AAFA-5 4M words x 32 bits, DDR400 Description Features The EDD1232AAFA is a 128M bits DDR SDRAM organized as 1,048,576 words × 32 bits × 4 banks. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data
|
Original
|
PDF
|
EDD1232AAFA-5
DDR400)
EDD1232AAFA
100-pin
400Mbps
M01E0107
E0401E50
|
EBD25RB4ALFA-1A
Abstract: EBD25RB4ALFA-75 EBD25RB4ALFA-7A
Text: PRELIMINARY DATA SHEET 256MB Registered DDR SDRAM DIMM EBD25RB4ALFA 32M words x 72 bits, 1 Bank Description Features The EBD25RB4ALFA is a 32M × 72 × 1 bank Double Data Rate (DDR) SDRAM Module, mounted 18 pieces of 128M bits DDR SDRAM (EDD1204ALTA) sealed in
|
Original
|
PDF
|
256MB
EBD25RB4ALFA
EBD25RB4ALFA
EDD1204ALTA)
M01E0107
E0211E10
EBD25RB4ALFA-1A
EBD25RB4ALFA-75
EBD25RB4ALFA-7A
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET 128M bits DDR SDRAM EDD1216AATA-5 8M words x 16 bits, DDR400 Specifications Pin Configurations • Density: 128M bits • Organization 2M words × 16 bits × 4 banks • Package: 66-pin plastic TSOP (II) Lead-free (RoHS compliant) • Power supply: VDD, VDDQ = 2.6V ± 0.1V
|
Original
|
PDF
|
EDD1216AATA-5
DDR400)
66-pin
400Mbps
cycles/64ms
M01E0107
E0443E50
|
EBD13UB6ALS-1A
Abstract: EBD13UB6ALS-75 EBD13UB6ALS-7A
Text: PRELIMINARY DATA SHEET 128MB DDR SDRAM S.O. DIMM EBD13UB6ALS 16M words x 64 bits, 2 Banks Description Features The EBD13UB6ALS is 16M words × 64 bits, 2 banks Double Data Rate (DDR) SDRAM module, mounted 8 pieces of 128M bits DDR SDRAM (EDD1216ALTA) sealed in TSOP package. Read and write operations
|
Original
|
PDF
|
128MB
EBD13UB6ALS
EBD13UB6ALS
EDD1216ALTA)
200-pin
M01E0107
E0219E10
EBD13UB6ALS-1A
EBD13UB6ALS-75
EBD13UB6ALS-7A
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET 128MB DDR SDRAM S.O. DIMM EBD13UB6ALS 16M words x 64 bits, 2 Banks Description Features The EBD13UB6ALS is 16M words × 64 bits, 2 banks Double Data Rate (DDR) SDRAM module, mounted 8 pieces of 128M bits DDR SDRAM (EDD1216ALTA) sealed in TSOP package. Read and write operations
|
Original
|
PDF
|
128MB
EBD13UB6ALS
EBD13UB6ALS
EDD1216ALTA)
200-pin
M01E0107
E0219E10
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET 128M bits DDR Mobile RAM EDK1216CFBJ 8M words x 16 bits Specifications Pin Configurations • Density: 128M bits • Organization 2M words × 16 bits × 4 banks • Package: 60-ball FBGA Lead-free (RoHS compliant) and Halogen-free
|
Original
|
PDF
|
EDK1216CFBJ
60-ball
133MHz
cycles/64ms
M01E0706
E1194E11
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET 128M bits DDR SDRAM EDD1232AABH 4M words x 32 bits Description Features The EDD1232AA is a 128M bits DDR SDRAM organized as 1,048,576 words × 32 bits × 4 banks. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data
|
Original
|
PDF
|
EDD1232AABH
EDD1232AA
144-ball
333Mbps/266Mbps
M01E0107
E0533E30
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET 128M bits DDR SDRAM EDD1232AAFA 4M words x 32 bits Description Features The EDD1232AAFA is a 128M bits DDR SDRAM organized as 1,048,576 words × 32 bits × 4 banks. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data
|
Original
|
PDF
|
EDD1232AAFA
EDD1232AAFA
100-pin
333Mbps/266Mbps
M01E0107
E0432E30
|
IS43R32400B
Abstract: 43R32400B
Text: IS43R32400B 4Mx32 128Mb DDR Synchronous DRAM PRELIMINARY INFORMATION MAY 2008 FEATURES: DESCRIPTION: • Power supply: VDD, VDDQ = 2.5V ± 0.125V ISSI's 128Mb DDR SDRAM uses a double-data-rate DDR architecture with two data transfers per clock cycle. The high-speed data transfer is realized by the
|
Original
|
PDF
|
IS43R32400B
4Mx32
128Mb
400Mbps
intern474
IS43R32400B
43R32400B
|