CY7C1328G Search Results

CY7C1328G Price and Stock

Filter by Manufacturer


Infineon Technologies AG CY7C1328G-133AXI IC SRAM 4.5MBIT PAR 100TQFP
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1328G-133AXI	Tray			144	1 - 10 - 100 - 1000 $5.94007 10000 $5.94007	Buy Now
Infineon Technologies AG CY7C1328G-133AXIT IC SRAM 4.5MBIT PAR 100TQFP
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1328G-133AXIT	Reel				1 - 10 - 100 - 1000 - 10000 -	Buy Now
Rochester Electronics LLC CY7C1328G-133AXIKJ IC SRAM 4.5MBIT PAR 100TQFP
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1328G-133AXIKJ	Bulk			55	1 - 10 - 100 $5.51 1000 $5.51 10000 $5.51	Buy Now
Cypress Semiconductor CY7C1328G-133AXIKJ CY7C1328 - SYNC RAM '
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Rochester Electronics	CY7C1328G-133AXIKJ		181		1	1 $5.3 10 $5.3 100 $4.98 1000 $4.51 10000 $4.51	Buy Now

CY7C1328G Datasheets (7)

Part	ECAD Model	Manufacturer	Description	Curated	Datasheet Type	PDF
CY7C1328G		Cypress Semiconductor	4-Mbit (256K x 18) Pipelined DCD Sync SRAM		Original	PDF
CY7C1328G-133AXC		Cypress Semiconductor	4-Mbit (256K x 18) Pipelined DCD Sync SRAM		Original	PDF
CY7C1328G-133AXI		Cypress Semiconductor	4-Mbit (256K x 18) Pipelined DCD Sync SRAM		Original	PDF
CY7C1328G-133AXI		Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 4.5MBIT 133MHZ 100TQFP		Original	PDF
CY7C1328G-133AXIT		Cypress Semiconductor	4-Mbit (256K x 18) Pipelined DCD Sync SRAM; Architecture: Standard Sync, Pipeline DCD; Density: 4 Mb; Organization: 256Kb x 18; Vcc (V): 3.1 to 3.6 V		Original	PDF
CY7C1328G-133AXIT		Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 4.5MBIT 133MHZ 100TQFP		Original	PDF
CY7C1328G-166AXC		Cypress Semiconductor	4-Mbit (256K x 18) Pipelined DCD Sync SRAM		Original	PDF

CY7C1328G Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
CY7C1328G-200AXC Abstract: CY7C1328G CY7C1328G-133AXC CY7C1328G-133AXI CY7C1328G-166AXC Text: CY7C1328G 4-Mbit 256K x 18 Pipelined DCD Sync SRAM Functional Description[1] Features • Registered inputs and outputs for pipelined operation • Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state • 256K x 18 common I/O architecture	Original	CY7C1328G 250-MHz 100-Pin 133-MHz CY7C1328G-200AXC CY7C1328G CY7C1328G-133AXC CY7C1328G-133AXI CY7C1328G-166AXC	PDF
CY7C1328G Abstract: CY7C1328G-166AXC CY7C1328G-200AXC CY7C1328G-250AXC Text: CY7C1328G PRELIMINARY 4-Mbit 256K x 18 Pipelined DCD Sync SRAM Functional Description[1] Features • Registered inputs and outputs for pipelined operation • Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state • 256K x 18-bit common I/O architecture	Original	CY7C1328G 18-bit 250-MHz CY7C1328G CY7C1328G-166AXC CY7C1328G-200AXC CY7C1328G-250AXC	PDF
Untitled Abstract: No abstract text available Text: CY7C1328G PRELIMINARY 4-Mbit 256K x 18 Pipelined DCD Sync SRAM Functional Description[1] Features • Registered inputs and outputs for pipelined operation • Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state • 256K x 18-bit common I/O architecture	Original	CY7C1328G 18-bit 250-MHz 200-MHz 166-MHz 133-MHz CY7C1328G	PDF
Untitled Abstract: No abstract text available Text: CY7C1328G 4-Mbit 256 K x 18 Pipelined DCD Sync SRAM 4-Mbit (256 K × 18) Pipelined DCD Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation ■ Optimal for performance (double-cycle deselect) ❐ Depth expansion without wait state	Original	CY7C1328G 133-MHz	PDF
Untitled Abstract: No abstract text available Text: CY7C1328G 4-Mbit 256K x 18 Pipelined DCD Sync SRAM Functional Description[1] Features • Registered inputs and outputs for pipelined operation • Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state • 256K x 18 common I/O architecture	Original	CY7C1328G 250-MHz 200-MHz 167-MHz 133-MHz 100-pin	PDF
Untitled Abstract: No abstract text available Text: CY7C1328G 4-Mbit 256 K x 18 Pipelined DCD Sync SRAM 4-Mbit (256 K × 18) Pipelined DCD Sync SRAM Features Functional Description[1] • Registered inputs and outputs for pipelined operation ■ Optimal for performance (double-cycle deselect) ❐ Depth expansion without wait state	Original	CY7C1328G CY7C1328G	PDF
Untitled Abstract: No abstract text available Text: CY7C1328G 4-Mbit 256K x 18 Pipelined DCD Sync SRAM Functional Description[1] Features • Registered inputs and outputs for pipelined operation • Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state • 256K x 18 common I/O architecture	Original	CY7C1328G 250-MHz 200-MHz 167-MHz 100-pin	PDF
Untitled Abstract: No abstract text available Text: CY7C1328G 4-Mbit 256 K x 18 Pipelined DCD Sync SRAM 4-Mbit (256 K × 18) Pipelined DCD Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation ■ Optimal for performance (double-cycle deselect) ❐ Depth expansion without wait state	Original	CY7C1328G 133-MHz	PDF
Untitled Abstract: No abstract text available Text: CY7C1328G 4-Mbit 256 K x 18 Pipelined DCD Sync SRAM 4-Mbit (256 K × 18) Pipelined DCD Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation ■ Optimal for performance (double-cycle deselect) ❐ Depth expansion without wait state	Original	CY7C1328G 133-MHz	PDF
Untitled Abstract: No abstract text available Text: CY7C1328G 4-Mbit 256 K x 18 Pipelined DCD Sync SRAM 4-Mbit (256 K × 18) Pipelined DCD Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation ■ Optimal for performance (double-cycle deselect) ❐ Depth expansion without wait state	Original	CY7C1328G CY7C1328G	PDF
Untitled Abstract: No abstract text available Text: CY7C1328G 4-Mbit 256K x 18 Pipelined DCD Sync SRAM Functional Description[1] Features • Registered inputs and outputs for pipelined operation • Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state • 256K x 18 common I/O architecture	Original	CY7C1328G 250-MHz 100-Pin CY7C1328G 133-MHz	PDF
CY7C1328G Abstract: CY7C1328G-133AXI Text: CY7C1328G 4-Mbit 256 K x 18 Pipelined DCD Sync SRAM 4-Mbit (256 K × 18) Pipelined DCD Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation ■ Optimal for performance (double-cycle deselect) ❐ Depth expansion without wait state	Original	CY7C1328G 250-MHz 100-pin CY7C1328G CY7C1328G-133AXI	PDF
Untitled Abstract: No abstract text available Text: CY7C1328G 4-Mbit 256 K x 18 Pipelined DCD Sync SRAM 4-Mbit (256 K × 18) Pipelined DCD Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation ■ Optimal for performance (double-cycle deselect) ❐ Depth expansion without wait state	Original	CY7C1328G CY7C1328G	PDF
Untitled Abstract: No abstract text available Text: CY7C1328G 4-Mbit 256K x 18 Pipelined DCD Sync SRAM Functional Description[1] Features • Registered inputs and outputs for pipelined operation • Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state • 256K x 18 common I/O architecture	Original	CY7C1328G 250-MHz 100-Pin CY7C1328G 133-MHz	PDF