DSLAM drawing
Abstract: T Flip-Flop MC100EP52 MAX9381 MAX9381ESA MAX9381EUA TRANSISTOR 30GHZ
Text: 19-2397; Rev 0; 4/02 Lowest Power 3.0GHz ECL/PECL Differential Data and Clock D Flip-Flop The MAX9381 differential data, differential clock D flipflop is pin compatible with the ON Semiconductor MC100EP52, with the added benefit of a wider supplyvoltage range from 2.25V to 5.5V and 25% lower supply
|
Original
|
MAX9381
MC100EP52,
MAX9381
DSLAM drawing
T Flip-Flop
MC100EP52
MAX9381ESA
MAX9381EUA
TRANSISTOR 30GHZ
|
PDF
|
MC100EP52
Abstract: No abstract text available
Text: 19-2397; Rev 0; 4/02 Lowest Power 3.0GHz ECL/PECL Differential Data and Clock D Flip-Flop The MAX9381 differential data, differential clock D flipflop is pin compatible with the ON Semiconductor MC100EP52, with the added benefit of a wider supplyvoltage range from 2.25V to 5.5V and 25% lower supply
|
Original
|
MAX9381
MC100EP52,
MAX9381
MC100EP52
|
PDF
|
MC100EP52
Abstract: No abstract text available
Text: 19-2397; Rev 0; 4/02 Lowest Power 3.0GHz ECL/PECL Differential Data and Clock D Flip-Flop The MAX9381 differential data, differential clock D flipflop is pin compatible with the ON Semiconductor MC100EP52, with the added benefit of a wider supplyvoltage range from 2.25V to 5.5V and 25% lower supply
|
Original
|
MAX9381
MC100EP52,
21-0036J
MAX9381ESA-T
MAX9381EUA
MAX9381EUA-T
MAX9381EUA+
MC100EP52
|
PDF
|
ps123
Abstract: MC100EP52
Text: 19-2397; Rev 0; 4/02 Lowest Power 3.0GHz ECL/PECL Differential Data and Clock D Flip-Flop The MAX9381 differential data, differential clock D flipflop is pin compatible with the ON Semiconductor MC100EP52, with the added benefit of a wider supplyvoltage range from 2.25V to 5.5V and 25% lower supply
|
Original
|
MAX9381
MC100EP52,
21-0036J
MAX9381ESA-T
MAX9381EUA
MAX9381EUA-T
ps123
MC100EP52
|
PDF
|
Untitled
Abstract: No abstract text available
Text: INTEGRATED CIRCUITS 74F175A Quad D flip-flop Product specification Supersedes data of 1996 Mar 12 IC15 Data Handbook Philips Semiconductors 2000 Jun 30 Philips Semiconductors Product specification Quad D flip-flop 74F175A FEATURES PIN CONFIGURATION • Four edge-triggered D-type flip-flops
|
Original
|
74F175A
74F175A
|
PDF
|
74F175A
Abstract: I74F175AD I74F175AN N74F175AD N74F175AN
Text: INTEGRATED CIRCUITS 74F175A Quad D flip-flop Product specification Supersedes data of 1996 Mar 12 IC15 Data Handbook Philips Semiconductors 2000 Jun 30 Philips Semiconductors Product specification Quad D flip-flop 74F175A FEATURES PIN CONFIGURATION • Four edge-triggered D-type flip-flops
|
Original
|
74F175A
74F175A
I74F175AD
I74F175AN
N74F175AD
N74F175AN
|
PDF
|
74F373
Abstract: 74F374 74F563 74F564 74F573 74F574 N74F573N
Text: Philips Semiconductors Product specification Latch/flip-flop 74F573/74F574 74F573 Octal Transparent Latch 3-State 74F574 Octal D Flip-Flop (3-State) The 74F574 is functionally identical to the 74F374 but has a broadside pinout configuration to facilitate PC board layout and
|
Original
|
74F573/74F574
74F573
74F574
74F374
74F373
74F374
Usefu10%
74F373
74F563
74F564
N74F573N
|
PDF
|
74F534
Abstract: 74F564 74F574 N74F564D N74F564N
Text: INTEGRATED CIRCUITS 74F564 Octal D flip-flop 3-State Product specification IC15 Data Handbook Philips Semiconductors 1996 Jan 05 Philips Semiconductors Product specification Octal D flip-flop (3-State) 74F564 FEATURES PIN CONFIGURATION • 74F564 is broadside pinout version of 74F534
|
Original
|
74F564
74F564
74F534
74F574
74F534
N74F564D
N74F564N
|
PDF
|
SF0071
Abstract: 74F175A 74F175AD 74F175AN
Text: Philips Semiconductors Product specification Quad D flip-flop 74F175A FEATURES PIN CONFIGURATION • Four edge-triggered D-type flip-flops • Buffered common clock • Buffered asynchronous Master Reset • True and complementary outputs • Industrial temperature range available –40°C to +85°C
|
Original
|
74F175A
74F175A
SF00718
500ns
SF00006
SF0071
74F175AD
74F175AN
|
PDF
|
N74F378N
Abstract: 74F378 N74F378D
Text: Philips Semiconductors Product specification Hex D flip-flop with enable 74F378 FEATURES PIN CONFIGURATION • 6-bit high-speed parallel register • Positive edge-triggered D-type inputs • Fully buffered common Clock and Enable inputs • Input clamp diodes limit high speed termination effects
|
Original
|
74F378
74F378
SF00915
500ns
SF00006
N74F378N
N74F378D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs s ti M74ALS564AP OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOP W ITH 3-STATE OUTPUT INVERTED 9 1D 12578 6249827 MITSUBISHI <DGTL LOGIC) DESCRIPTION D PIN CONFIGURATION (TOP VIEW) The M74ALS564AP is a semiconductor integrated circuit consisting of eight D-type positive edge-triggered flipflop circuits w ith 3-state Inverted output and Is provided
|
OCR Scan
|
M74ALS564AP
M74ALS564AP
150mil
16P2P
16-PIN
T-90-20
20P2V
20-PIN
300mil
|
PDF
|
54H106FM
Abstract: 74H106DC
Text: 106 CONNECTION DIAGRAM PIN O U T A 54H/74H106 C If o r t DUAL JK E D G E -T R IG G E R E D F LIP -F LO P W ith S e p a ra te S ets, C le a r an d C lo cks DESCRIPTION — The ’106 is a high speed J K negative edge-triggered flipflop. It features individual J, K, clock and asynchronous set and clear inputs
|
OCR Scan
|
54H/74H106
54/74H
54H106FM
74H106DC
|
PDF
|
Nand gate Oscillator
Abstract: MIMIC bit-slice
Text: G E SOLID STATE 17E D • 3075031 0055100 b ■ - High-Reliability ASICs SC2500 Family T-M2-MI These data sheets are provided for technical guidance only. The final device performance may vary depending upon the final device design and configuration.
|
OCR Scan
|
SC2500
Nand gate Oscillator
MIMIC
bit-slice
|
PDF
|
74LVC16374A
Abstract: SSOP48 TSSOP48
Text: Philips Semiconductors Product specification 16-bit edge triggered D-type flip-flop 3-State 74LVC16374A PIN CONFIGURATION FEATURES • 5 volt tolerant inputs/outputs for interfacing with 5V logic • W ide supply voltage range of 1.2 V to 3.6 V • Com plies with JEDEC standard no. 8-1A
|
OCR Scan
|
16-bit
74LVC16374A
74LVC16374A
SQT370-1
MO-118AA
TSSOP48:
SSOP48
TSSOP48
|
PDF
|
|
|
74LVC16374A
Abstract: SSOP48 TSSOP48
Text: Philips Sem iconductors Product specification 16-bit edge triggered D-type flip-flop 3-State 74LVC16374A PIN CONFIGURATION FEATURES • 5 volt tolerant inputs/outputs for interfacing with 5V logic • W ide supply voltage range of 1.2 V to 3.6 V • Com plies with JEDEC standard no. 8-1A
|
OCR Scan
|
16-bit
74LVC16374A
74LVC16374A
SQT370-1
MO-118AA
TSSOP48:
SSOP48
TSSOP48
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Philips Semiconductors Preliminary specification 16-bit edge triggered D-type flip-flop; 3-State n as /r r K» \ / FEATURES 74LVC16374A 74LVCH16374A PIN CONFIGURATION • 5 volt tolerant inputs/outputs for interfacing with 5V logic • Wide supply voltage range of 1.2 V to 3.6 V
|
OCR Scan
|
16-bit
74LVC16374A
74LVCH16374A
74LVCH16374A
|
PDF
|
M51143AL
Abstract: No abstract text available
Text: MITSUBISHI SOUND PROCESSORS M51143AL TAPE PROGRAM SELECTOR CIRCUIT DESCRIPTION The M51143AL is an integrated circuit designed for use as a tape program selector. PIN CONFIGURATION TOP VIEW 8 | Vcc It consists of a limiter amplifier, a signal detector circuit,
|
OCR Scan
|
M51143AL
M51143AL
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Philips Semiconductors Preliminary specification 16-bit edge triggered D-type flip-flop with 74LVG162374A 30Q series termination resistors; 3-State _ 74LVCH162374A FEATURES PIN CONFIGURATION • 5 volt tolerant inputs/outputs for interfacing with 5V logic
|
OCR Scan
|
16-bit
74LVG162374A
74LVCH162374A
74LVCH162374A
74LVC
62374A
|
PDF
|
74LVC16374A
Abstract: 74LVCH16374A SSOP48
Text: Philips Semiconductors Product specification 16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs 3-State 74LVC16374A/ 74LVCH16374A PIN CONFIGURATION FEATURES • 5 volt tolerant inputs/outputs for interfacing with 5V logic • W ide supply voltage range of 1.2 V to 3.6 V
|
OCR Scan
|
16-bit
74LVC16374A/
74LVCH16374A
74LVCH16374Aonly)
74LVC
6374A
SQT370-1
MO-118AA
74LVC16374A
SSOP48
|
PDF
|
74ALS576
Abstract: No abstract text available
Text: -O S ' & MITSUBISHI ALSTTLs M 74A LS 576A P o80 Í < ° o ^ <'96 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOP 3AÍITH 3-STATE OUTPUT INVERTED » S * ’ “'* 6249827 MITSUBISHI CDGTL LO GI C) DESCRIPTION 9 1D 12604 D PIN CONFIGURATION (TOP VIEW) OUTPUT CONTROL 'oc - E
|
OCR Scan
|
M74ALS576AP
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mll
74ALS576
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Philips Semiconductors Product specification 16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs 3-State FEATURES 74LVC16374A/ 74LVCH16374A PIN CONFIGURATION • 5 volt tolerant inputs/outputs for interfacing with 5V logic • Wide supply voltage range of 1.2 V to 3.6 V
|
OCR Scan
|
16-bit
74LVC16374A/
74LVCH16374A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Preliminary specification Philips Semiconductors 16-bit edge triggered D-type flip-flop; 3-State 74LVCH16374A PIN CONFIGURATION FEATURES • 5 volt tolerant inputs/outputs for interfacing with 5V logic • Wide supply voltage range of 1.2 V to 3.6 V • Complies with JEOEC standard no. 8-1A
|
OCR Scan
|
16-bit
74LVCH16374A
74LVCH16374A
74LVC
6374A
1637OUTPUT
SW00079
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Philips Semiconductors Product specification 16-bit edge-triggered D-type flip-flop 3-State FEATURES 74ALVGH16374 PIN CONFIGURATION • Wide supply voltage range of 1.2 V to 3.6 V • Complies with JEDEC standard no. 8-1A • CMOS low power consumption 1ÖE ¡T
|
OCR Scan
|
16-bit
74ALVGH16374
SW00Q74
|
PDF
|
1034P
Abstract: M74ALS257dp
Text: MITSUBISHI ALSTTLs M 74A LS1034P MITSUB ISH I ÍDGTL LOGIC} =11 de| G[]i.E7 3a b~|~~ HEX D R IVER DESCRIPTION PIN CONFIGURATION TOP VIEW The M74ALS1034P is a sem iconductor integrated cir cuit consisting of six non-inverting drivers. INPUT 1A —[T FEATURES
|
OCR Scan
|
LS1034P
M74ALS1034P
16P2P
16-PIN
150mil
T-90-20
20P2V
300mil
E--07
1034P
M74ALS257dp
|
PDF
|
