Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DAL01 Search Results

    SF Impression Pixel

    DAL01 Price and Stock

    Telemechanique Sensors XS7E1A1DAL01M12

    PROXIMITY SENSOR SIZE E DC XS7 +
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XS7E1A1DAL01M12 Box 1
    • 1 $141
    • 10 $141
    • 100 $141
    • 1000 $141
    • 10000 $141
    Buy Now
    Mouser Electronics XS7E1A1DAL01M12
    • 1 $164.28
    • 10 $161.9
    • 100 $161.85
    • 1000 $161.85
    • 10000 $161.85
    Get Quote
    Newark XS7E1A1DAL01M12 Bulk 1
    • 1 $172.93
    • 10 $146.9
    • 100 $129.23
    • 1000 $129.23
    • 10000 $129.23
    Buy Now
    RS XS7E1A1DAL01M12 Bulk 18 Weeks 1
    • 1 $142.41
    • 10 $131.02
    • 100 $131.02
    • 1000 $131.02
    • 10000 $131.02
    Get Quote
    TME XS7E1A1DAL01M12 1
    • 1 $80.45
    • 10 $69.72
    • 100 $69.72
    • 1000 $69.72
    • 10000 $69.72
    Get Quote

    GWP Powerland Technology Inc PLD200-DAL014-13

    DC/DC CONVERTER 13V 200W
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey PLD200-DAL014-13 Ammo Pack 1
    • 1 $63.75
    • 10 $55.93
    • 100 $49.21
    • 1000 $49.21
    • 10000 $49.21
    Buy Now
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics DAL01M5001SPC3 200
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics DAL01T1002JF 100
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    Telemechanique Sensors XS7F1A1DAL01M8

    Sensor: inductive; 0÷5mm; 2-wire NO; Usup: 12÷24VDC; 100mA; IP67
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    TME XS7F1A1DAL01M8 1
    • 1 $63.59
    • 10 $55.11
    • 100 $55.11
    • 1000 $55.11
    • 10000 $55.11
    Get Quote

    DAL01 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    80386SX

    Abstract: DIP48 MK5025 MK5027 MK50H25 Z8000 dali Receiver 80286 instruction
    Text: MK50H25 HIGH SPEED LINK LEVEL CONTROLLER SECTION 1 - FEATURES System clock rate up to 33 MHz MK50H25 33 , 25 MHz (MK50H25 - 25), or 16 MHz (MK50H25 - 16). Data rate up to 20 Mbps continuous (MK50H25 - 33) or up to 51 Mbps bursted On chip DMA control with programmable burst


    Original
    MK50H25 MK50H25 MK5025 25/LAPD) MK5027 MK5029 80386SX DIP48 MK5025 MK5027 Z8000 dali Receiver 80286 instruction PDF

    mk5021

    Abstract: N393 BCNT DIP48 MK5027 MK50H28 PLCC52 Z8000 A 1905 LMI
    Text: MK50H28 MULTI LOGICAL LINK FRAME RELAY CONTROLLER SECTION 1 - FEATURES Based on ITU Q.933 Annex A and T1.617 Annex D Standards for Frame Relay Service and Additional Pocedures for Permanent Virtual Circuits PVCs . Optional Transparent Mode (no LMI Protocol


    Original
    MK50H28 nT1/T391, nT2/T392, nN1/N391, nN2/N392, nN3/N393 mk5021 N393 BCNT DIP48 MK5027 MK50H28 PLCC52 Z8000 A 1905 LMI PDF

    N393

    Abstract: DIP48 MK50H25 MK50H27 MK50H28 PLCC52 Z8000 DAL13
    Text: MK50H28 MULTI LOGICAL LINK FRAME RELAY CONTROLLER SECTION 1 - FEATURES Based on ITU Q.933 Annex A and T1.617 Annex D Standards for Frame Relay Service and Additional Pocedures for Permanent Virtual Circuits PVCs . Optional Transparent Mode (no LMI Protocol


    Original
    MK50H28 nT1/T391, nT2/T392, nN1/N391, nN2/N392, nN3/N393 N393 DIP48 MK50H25 MK50H27 MK50H28 PLCC52 Z8000 DAL13 PDF

    JT-Q703

    Abstract: MK50H27Q-33 bsnt1
    Text: MK50H27 Signalling System 7 Link Controller SECTION 1 - FEATURES Complete Level 2 Implementation of SS7. Compatible with 1988 CCITT, AT&T, ANSI, and Bellcore Signalling System Number 7 link level protocols. Optional operation to comply with Japanese TTC JT-Q703 specification requirements


    Original
    MK50H27 JT-Q703 MK50H25 25/LAPD) MK50H29 MK50H28 MK50H27 MK50H27TQ33B MK50H27Q-33 bsnt1 PDF

    Q703

    Abstract: DIP48 MK50H25 MK50H27 MK50H28 Z8000 JT-Q703 68000 thomson
    Text: MK50H27 Signalling System 7 Link Controller SECTION 1 - FEATURES Complete Level 2 Implementation of SS7. Compatible with 1988 CCITT, AT&T, ANSI, and Bellcore Signalling System Number 7 link level protocols. Optional operation to comply with Japanese TTC JT-Q703 specification requirements


    Original
    MK50H27 JT-Q703 MK50H25 25/LAPD) MK50H29 MK50H28 MK50H27 Q703 DIP48 MK50H25 Z8000 68000 thomson PDF

    MK5025

    Abstract: MK5025Q MK50H25 MK50H25Q MK50H25Q16 MK50H27
    Text: APPLICATION NOTE Upgrading From MK5025 to MK50H25 by Darin Kincaid The MK50H25 is a pin for pin replacement for the MK5025 with additional features and performance enhancements. Options such as on-chip watch dog timers and pass through of bad CRCs are available


    Original
    MK5025 MK50H25 MK50H25 MK5025. MK5025Q MK50H25Q MK50H25Q16 MK50H27 PDF

    DIP48

    Abstract: MK5021 MK5027 MK50H28 PLCC52 Z8000
    Text: MK50H28 MULTI LOGICAL LINK FRAME RELAY CONTROLLER ADVANCE DATA SECTION 1 - FEATURES Based on ITU Q.933 Annex A and T1.617 Annex D Standards for Frame Relay Service and Additional Pocedures for Permanent Virtual Circuits PVCs . Optional Transparent (or no LMI/LIV Protocol


    Original
    MK50H28 nT1/T391, nT2/T392, nN1/N391, nN2/N392, nN3/N393 DIP48 MK5021 MK5027 MK50H28 PLCC52 Z8000 PDF

    DIP48

    Abstract: MK50H25 MK50H27 MK50H28 PLCC52 Z8000 BCNT
    Text: MK50H28 MULTI LOGICAL LINK FRAME RELAY CONTROLLER SECTION 1 - FEATURES Based on ITU Q.933 Annex A and T1.617 Annex D Standards for Frame Relay Service and Additional Pocedures for Permanent Virtual Circuits PVCs . Optional Transparent Mode (no LMI Protocol


    Original
    MK50H28 nT1/T391, nT2/T392, nN1/N391, nN2/N392, nN3/N393 DIP48 MK50H25 MK50H27 MK50H28 PLCC52 Z8000 BCNT PDF

    uav design specification

    Abstract: water filling station circuit diagram DALI CONTROL logical block diagram of 80286 uav electronic design water level controller using timer 555 8086 microprocessor pin description control data bus for 80286 uav design z80 cio
    Text: MK50H25 HIGH SPEED LINK LEVEL CONTROLLER ADVANCE DATA SECTION 1 - FEATURES System clock rate up to 33 MHz MK50H25 33 , 25 MHz (MK50H25 - 25), or 16 MHz (MK50H25 - 16). Data rate up to 20 Mbps continuous (MK50H25 - 33) or up to 51 Mbps bursted On chip DMA control with programmable burst


    Original
    MK50H25 MK50H25 MK5025 25/LAPD) MK5027 MK5029 uav design specification water filling station circuit diagram DALI CONTROL logical block diagram of 80286 uav electronic design water level controller using timer 555 8086 microprocessor pin description control data bus for 80286 uav design z80 cio PDF

    MK5021Q10

    Abstract: MK5025 MK5025Q MK50H25 MK50H25Q MK50H25Q16 MK50H27 mk5021 mk5021q-10
    Text: APPLICATION NOTE Upgrading From MK5025 to MK50H25 by Darin Kincaid The MK50H25 is a pin for pin replacement for the MK5025 with additional features and performance enhancements. Options such as on-chip watch dog timers and pass through of bad CRCs are available


    Original
    MK5025 MK50H25 MK50H25 MK5025. MK5021Q10 MK5025Q MK50H25Q MK50H25Q16 MK50H27 mk5021 mk5021q-10 PDF

    IN5048

    Abstract: Q703 DIP48 MK50H25 MK50H27 MK50H28 Z8000 JT-Q703
    Text: MK50H27 Signalling System 7 Link Controller SECTION 1 - FEATURES Complete Level 2 Implementation of SS7. Compatible with 1988 CCITT, AT&T, ANSI, and Bellcore Signalling System Number 7 link level protocols. Optional operation to comply with Japanese TTC JT-Q703 specification requirements


    Original
    MK50H27 JT-Q703 MK50H25 25/LAPD) MK50H29 MK50H28 MK50H27 IN5048 Q703 DIP48 MK50H25 Z8000 PDF

    Untitled

    Abstract: No abstract text available
    Text: APPLICATION NOTE MK5025 SYNCHRONOUS TIMING INTRODUCTION The SGS-Thomson MK5025 X.25 Link Level Controller is a VLSI device which provides a complete link level data communication control conforming to the 1984 CCITT version of X.25. The MK5025 also supports X.32 XID and X.75 as


    Original
    MK5025 PDF

    MK5025

    Abstract: MK5025Q MK50H25 MK50H25Q MK50H25Q16 MK50H27
    Text: APPLICATION NOTE Upgrading From MK5025 to MK50H25 by Darin Kincaid The MK50H25 is a pin for pin replacement for the MK5025 with additional features and performance enhancements. Options such as on-chip watch dog timers and pass through of bad CRCs are available


    Original
    MK5025 MK50H25 MK50H25 MK5025. MK5025Q MK50H25Q MK50H25Q16 MK50H27 PDF

    dale r01f

    Abstract: MK68H MK68590 r01f dale MK68200 Z8000 MOSTEK ROM r01f mostek MK5025 IN914
    Text: MK5025 P R E L IM IN A R Y C O M M U N IC A T IO N S PR O O U C TS FEATURES DAL04 £ £ 3 £ 4 £ S £ Z Data rate up to 7 MBPS with 64 bytes FIFOs in each direction. DAL03 6 C DA102 7 DAL01 1 H Z Complete Date Link Layer Implementation. DALDQ £ £ 11 £


    OCR Scan
    48-pin MK68590) MK5027) MK5025 dale r01f MK68H MK68590 r01f dale MK68200 Z8000 MOSTEK ROM r01f mostek MK5025 IN914 PDF

    Untitled

    Abstract: No abstract text available
    Text: SGS-TtiOMSON MK50H28 • U K ê T IM M Ê i MULTI LOGICAL LINK FRAME RELAY CONTROLLER SECTION 1 - FEATURES ■ Based on ITU Q.933 Annex A and T1.617 An­ nex D Standards for Frame Relay Service and Additional Pocedures for Permanent Virtual Circuits PVCs .


    OCR Scan
    MK50H28 nT1/T391, nT2/T392, nN1/N391, nN2/N392, nN3/N393 cPLCC52 PDF

    Untitled

    Abstract: No abstract text available
    Text: A m 79C 900 In t e g r a te d L o c a l A re a C o m m u n ic a tio n s C ontroller ILACC™ Distinctive Characteristics. 1-51 General Description. 1-51


    OCR Scan
    X777777 Am79C900 PDF

    mk5021

    Abstract: TSW 8088 SRS 4451 DE-A1D
    Text: ^ 7 ^ 7 # « S G S -T H O M S O N IM » iL [Ì g » S l(g § TECHNICAL MANUAL MK5021 SERIAL COMMUNICATIONS CONTROLLER TABLE OF CONTENTS SECTION PAGE SECTION 1 INTRODUCTION Introduction 3 SECTION 2 FEATURES Features 3 SECTION 3 OPERATIONAL DESCRIPTION 3.1 Functional B lo c k s .


    OCR Scan
    MK5021 TSW 8088 SRS 4451 DE-A1D PDF

    STR d 4412 PINS DETAILS

    Abstract: dali n39l
    Text: SGS-THOMSON iH lM M O e s M K 5 0 H 2 8 MULTI LOGICAL LINK FRAME RELAY CONTROLLER SECTION 1 - FEATURES • Based on ITU Q.933 Annex A and T1.617 An­ nex D Standards for Frame Relay Service and Additional Pocedures tor Permanent Virtual Circuits PVCs . ■ Optional Transparent Mode (no LMI Protocol


    OCR Scan
    nT1/T391, nT2/T392, nN1/N391, nN2/N392, nN3/N393 STR d 4412 PINS DETAILS dali n39l PDF

    mk7990

    Abstract: MK5021Q10 marking r01f mk5027q10 CSR 41b datasheet SMD R01f 48-PIN MK5025 PLCC52 mk5021
    Text: • 7^21237 D OMSa ^a 3ñT M S G T H SGS-THOMSON _ MK5025 CCITT X.25 LINK LEVEL CONTROLLER P R E L IM IN A R Y D A T A . CMOS ■ FULLY COMPATIBLE WITH BOTH 8-BIT OR 16-BIT SYSTEMS ■ SYSTEM CLOCK RATE TO 10MHz ■ DATE RATE UP TO 7Mbps, WITH A 64-BYTE


    OCR Scan
    D04S3T3 MK5025 16-BIT 10MHz 64-BYTE 48-PIN MK7990) DD45432 mk7990 MK5021Q10 marking r01f mk5027q10 CSR 41b datasheet SMD R01f MK5025 PLCC52 mk5021 PDF

    80486 microprocessor pin out diagram

    Abstract: architecture of 80486 microprocessor DIP48 MK50H25 MK50H27 MK50H28 Z8000 JT-Q703
    Text: S G S -T H O M S O N ^ D g W [llL i ¥ ^ (Q K 5 0 © S M K 5 0 H 2 7 Signalling System 7 Link Controller SECTION 1 - FEATURES Complete Level 2 Implementation of SS7. Compatible with 1988 CCITT, AT&T, ANSI, and Bellcore Signalling System Number 7 link level protocols.


    OCR Scan
    MK50H27 JT-Q703 MK50H25 25/LAPD) MK50H29 MK50H28 MK50H27 80486 microprocessor pin out diagram architecture of 80486 microprocessor DIP48 MK50H25 Z8000 PDF

    SRS 4451

    Abstract: No abstract text available
    Text: / = T S G S -T H O M S O N MK50H25 HIGHSPEED LINK LEVEL CONTROLLER ADVANCE DATA SECTION 1 - FEATURES • System clock rate up to 33 MHz MK50H25 33 , 25 MHz (MK50H25 - 25), or 16 MHz (MK50H25- 16). ■ Data rate up to 20 Mbps continuous (MK50H25 - 33) or up to 51 Mbps bursted


    OCR Scan
    MK50H25 MK50H25 MK50H25- MK5025 25/LAPD) MK5027 MK5029 SRS 4451 PDF

    JT-Q703

    Abstract: 68000 thomson
    Text: iZ T SGS-THOMSON MK50H27 Signalling System 7 Link Controller SECTION 1 - FEATURES • Complete Level 2 Implementation ot SS7. ■ Compatible with 1988 CCITT, AT&T, ANSI, and Bellcore Signalling System Number 7 link level protocols. ■ Optional operation to comply with Japanese


    OCR Scan
    MK50H27 JT-Q703 MK50H25 25/LAPD) MK50H29 MK50H28 MK50H27 68000 thomson PDF

    Untitled

    Abstract: No abstract text available
    Text: H ZT ^7 M S G S -T H O M S O N M fg M ir a F M R Ä S M K50H27 Signalling System 7 Link Controller SECTION 1 - FEATURES • Complete Level 2 Implementation of SS7. ■ Compatible with 1988 CCITT, AT&T, ANSI, and Bellcore Signalling System Number 7 link level protocols.


    OCR Scan
    K50H27 JT-Q703 MK50H25 25/LAPD) MK50H29 MK50H28 MK50H27 MK50H27 PLCC52 PDF

    MK7990

    Abstract: TSW 8088 mk5021q10
    Text: SGS-THOMSON ^ D Û ^ O llL C l'Ê r ^ Q iD 'Ê l M K 5 0 2 5 CCITT X.25 LINK LEVEL CONTROLLER P R E L IM IN A R Y D A T A • CMOS . FULLY COM PATIBLE WITH BOTH 8-BIT OR 16-BIT SYSTEMS ■ SYSTEM CLOCK RATE TO 10MHz ■ DATE RATE UP TO 7Mbps, WITH A 64-BYTE


    OCR Scan
    16-BIT 10MHz 64-BYTE 48-PIN MK7990) DIP48 600-M PLCC52 K502510/02 K5021Q10/0 MK7990 TSW 8088 mk5021q10 PDF