Untitled
Abstract: No abstract text available
Text: Data Sheet PT74HC138 3-to-8 Line Decoder |
|
Original
|
PT74HC138
PT0127
|
PDF
|
MNA370
Abstract: 74LVC138A 74LVC138AD 74LVC138ADB 74LVC138APW
Text: INTEGRATED CIRCUITS DATA SHEET 74LVC138A 3-to-8 line decoder/demultiplexer; inverting Product specification Supersedes data of 1998 Apr 28 2002 Mar 12 Philips Semiconductors Product specification 3-to-8 line decoder/demultiplexer; inverting 74LVC138A FEATURES
|
Original
|
74LVC138A
74LVC138A
SCA74
613508/03/pp16
MNA370
74LVC138AD
74LVC138ADB
74LVC138APW
|
PDF
|
MNA370
Abstract: No abstract text available
Text: INTEGRATED CIRCUITS DATA SHEET 74LVC138A 3-to-8 line decoder/demultiplexer; inverting Product specification Supersedes data of 2002 Mar 12 2003 Mar 26 Philips Semiconductors Product specification 3-to-8 line decoder/demultiplexer; inverting 74LVC138A FEATURES
|
Original
|
74LVC138A
EIA/JESD22e
MNA370
|
PDF
|
SOT763-1 FOOTPRINT
Abstract: MNA370 74LVC138A 74LVC138ABQ 74LVC138AD 74LVC138ADB 74LVC138APW SSOP16 TSSOP16 SOT33
Text: INTEGRATED CIRCUITS DATA SHEET 74LVC138A 3-to-8 line decoder/demultiplexer; inverting Product specification Supersedes data of 2002 Mar 12 2003 May 06 Philips Semiconductors Product specification 3-to-8 line decoder/demultiplexer; inverting 74LVC138A FEATURES
|
Original
|
74LVC138A
74LVC138A
SCA75
613508/04/pp20
SOT763-1 FOOTPRINT
MNA370
74LVC138ABQ
74LVC138AD
74LVC138ADB
74LVC138APW
SSOP16
TSSOP16
SOT33
|
PDF
|
MNA370
Abstract: No abstract text available
Text: INTEGRATED CIRCUITS DATA SHEET 74LVC138A 3-to-8 line decoder/demultiplexer; inverting Product specification File under Integrated Circuits, IC24 2002 Oct 30 Philips Semiconductors Product specification 3-to-8 line decoder/demultiplexer; inverting 74LVC138A
|
Original
|
74LVC138A
MNA370
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74HC237-Q100 3-to-8 line decoder, demultiplexer with address latches Rev. 1 — 14 January 2013 Product data sheet 1. General description The 74HC237-Q100 is a 3-to-8 line decoder, demultiplexer with latches at the three address inputs An . The 74HC237-Q100 essentially combines the 3-to-8 decoder
|
Original
|
74HC237-Q100
74HC237-Q100
oper14
74HC237
|
PDF
|
sem 2005 ic equivalent
Abstract: IC SEM 2005 delta UPS circuit diagram HCS138HMSR sem 2005 16 pin pin diagram of sem 2005 sem 2005 CDFP4-F16 HCS138DMSR HCS138KMSR
Text: HCS138MS Data Sheet September 12, 2005 Radiation Hardened Inverting 3-to-8 Line Decoder/Demultiplexer FN2473.3 Features • 3 Micron Radiation Hardened SOS CMOS The Intersil HCS138MS is a Radiation Hardened 3-to-8 line Decoder/Demultiplexer. The outputs are active in the low
|
Original
|
HCS138MS
FN2473
HCS138MS
sem 2005 ic equivalent
IC SEM 2005
delta UPS circuit diagram
HCS138HMSR
sem 2005 16 pin
pin diagram of sem 2005
sem 2005
CDFP4-F16
HCS138DMSR
HCS138KMSR
|
PDF
|
sem 2005 ic equivalent
Abstract: IC SEM 2005 UPS Delta delta UPS circuit diagram
Text: HCTS138MS Data Sheet September 12, 2005 Radiation Hardened Inverting 3-to-8 Line Decoder/Demultiplexer FN2462.3 Features • 3 Micron Radiation Hardened SOS CMOS The Intersil HCTS138MS is a Radiation Hardened 3-to-8 line Decoder/Demultiplexer. The outputs are active in the low
|
Original
|
HCTS138MS
FN2462
HCTS138MS
sem 2005 ic equivalent
IC SEM 2005
UPS Delta
delta UPS circuit diagram
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74LVC138A 3-to-8 line decoder/demultiplexer; inverting Rev. 5 — 19 October 2011 Product data sheet 1. General description The 74LVC138A is a 3-to-8 line decoder/demultiplexer. It accepts three binary weighted address inputs A0, A1 and A2 and, when enabled, provides eight mutually exclusive
|
Original
|
74LVC138A
74LVC138A
1-of-32
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74LVC138A 3-to-8 line decoder/demultiplexer; inverting Rev. 5 — 19 October 2011 Product data sheet 1. General description The 74LVC138A is a 3-to-8 line decoder/demultiplexer. It accepts three binary weighted address inputs A0, A1 and A2 and, when enabled, provides eight mutually exclusive
|
Original
|
74LVC138A
74LVC138A
1-of-32
|
PDF
|
ZR38501
Abstract: zoran zr
Text: ZiSRAN DATA SHEET ZR38501 TWO-CHANNEL DOLBY AC-3 AUDIO DECODER FEATURES • Multi-Function Two-Channel Output Decoder - Six-channel Dolby AC-3 to two-channel Surround Sound Compatible - Six-channel AC-3 to two-channel output - One- or two-channel PCM to two channel mono or stereo
|
OCR Scan
|
ZR38501
52-pin
DS38501-0296
ZR38501
zoran zr
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74LVC138A-Q100 3-to-8 line decoder/demultiplexer; inverting Rev. 1 — 4 April 2013 Product data sheet 1. General description The 74LVC138A-Q100 is a 3-to-8 line decoder/demultiplexer. It accepts three binary weighted address inputs A0, A1 and A2 . When the inputs are enabled, it provides eight
|
Original
|
74LVC138A-Q100
74LVC138A-Q100
1-of-32
74LVC138A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Data Sheet 8-BIT ADDRESSABLE DMOS POWER DRIVER The A6259KA and A6259KLW combine a 3-to-8 line CMOS decoder and accompanying data latches, control circuitry, and DMOS outputs in a multi-functional power driver capable o f storing single-line data in the addressable latches or use as a decoder or demuliplexer. Driver applications
|
OCR Scan
|
A6259KA
A6259KLW
A6259KLW
|
PDF
|
74HC138 using for testing equipment
Abstract: MNA370 DHVQFN16 SOT763-1 74HC138 74HCT138 74LV138 74LV138BQ 74LV138D 74LV138DB
Text: 74LV138 3-to-8 line decoder/demultiplexer; inverting Rev. 03 — 15 November 2007 Product data sheet 1. General description The 74LV138 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC138 and 74HCT138. The 74LV138 is a 3-to-8 line decoder/demultiplexer. It accepts three binary weighted
|
Original
|
74LV138
74LV138
74HC138
74HCT138.
1-of-32
74HC138 using for testing equipment
MNA370
DHVQFN16
SOT763-1
74HCT138
74LV138BQ
74LV138D
74LV138DB
|
PDF
|
|
5 to 32 decoder
Abstract: 5 to 32 decoder circuit YN 1041 top 244 yn MNA370 Decoder 5 to 32 74AHC138 74AHC138D 74AHC138PW 74AHCT138
Text: INTEGRATED CIRCUITS DATA SHEET 74AHC138; 74AHCT138 3-to-8 line decoder/demultiplexer; inverting Product specification Supersedes data of 1999 Mar 31 File under Integrated Circuits, IC06 1999 Sep 27 Philips Semiconductors Product specification 74AHC138; 74AHCT138
|
Original
|
74AHC138;
74AHCT138
EIA/JESD22-A114-A
EIA/JESD22-A115-A
EIA/JESD22-C101
74AHC/AHCT138
245002/02/pp16
5 to 32 decoder
5 to 32 decoder circuit
YN 1041
top 244 yn
MNA370
Decoder 5 to 32
74AHC138
74AHC138D
74AHC138PW
74AHCT138
|
PDF
|
74HC138
Abstract: hct138d 74HC138D HCT138 74HC138 philips 74HC138DB 74HC138N 74HC138PW 74HCT138 74HCT138N
Text: 74HC138; 74HCT138 3-to-8 line decoder/demultiplexer; inverting Product data sheet 1. General description The 74HC138; 74HCT138 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL LSTTL . The 74HC138; 74HCT138 decoder accepts three binary weighted address inputs (A0, A1
|
Original
|
74HC138;
74HCT138
74HCT138
74HC138
hct138d
74HC138D
HCT138
74HC138 philips
74HC138DB
74HC138N
74HC138PW
74HCT138N
|
PDF
|
74HC138
Abstract: hct138d 74HCT138 74HC138D 74HC138DB 74HC138N 74HC138PW MNA370 74HC-HCT138 74HC138 philips
Text: 74HC138; 74HCT138 3-to-8 line decoder/demultiplexer; inverting Product data sheet 1. General description The 74HC138; 74HCT138 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL LSTTL . The 74HC138; 74HCT138 decoder accepts three binary weighted address inputs (A0, A1
|
Original
|
74HC138;
74HCT138
74HCT138
74HC138
hct138d
74HC138D
74HC138DB
74HC138N
74HC138PW
MNA370
74HC-HCT138
74HC138 philips
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74AUP1G19 Low-power 1-of-2 decoder/demultiplexer Rev. 3 — 24 November 2011 Product data sheet 1. General description The 74AUP1G19 provides a 1-of-2 decoder/demultiplexer with a common output enable. It buffers the data on input pin A and passes it either to output pin 1Y true or 2Y
|
Original
|
74AUP1G19
74AUP1G19
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74AUP1G19 Low-power 1-of-2 decoder/demultiplexer Rev. 4 — 3 July 2012 Product data sheet 1. General description The 74AUP1G19 provides a 1-of-2 decoder/demultiplexer with a common output enable. It buffers the data on input pin A and passes it either to output pin 1Y true or 2Y
|
Original
|
74AUP1G19
74AUP1G19
|
PDF
|
CD54HC238F
Abstract: No abstract text available
Text: COMPLETE DATA SHEET | COMING SÛOM! ! CD54HC238F3A, CD54HCT238F3A June 1997 3-to-8-Line Decoder/Demultiplexer File Number 3805 Functional Diagram The CD54HC238F3A and CD54HCT238F3A are high-speed silicon-gate CMOS decoders well suited to memory address decoding or data routing applications. Both circuits feature
|
OCR Scan
|
CD54HC238F3A,
CD54HCT238F3A
CD54HC238F3A
CD54HCT238F3A
CD54HC/HCT228
1000ns
500ns
400ns
CD54HC238F
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CD54HC237F3A COMPLETE DATA SHEET | COMING SÛOM! ! June 1997 3-to-8-Line Decoder/Demultiplexer 3804 Functional Diagram 237 The CD54HC237F3A are high-speed silicon-gate CMOS decoders, and are well suited to memory address decoding or data routing applications. Both devices feature low power
|
OCR Scan
|
CD54HC237F3A
CD54HC237F3A
1000ns
500ns
400ns
|
PDF
|
y6 smd transistor
Abstract: smd transistor y5 SMD Transistor Y6 y4 smd transistor y0 smd transistor E2 SMD Transistor smd transistor y2 smd 4614 SMD TRANSISTOR Y1 transistor smd Y2
Text: HCS138T Data Sheet July 1999 Radiation Hardened Inverting 3-to-8 Line Decoder/Demultiplexer Intersil‘s Satellite Applications FlowTM SAF devices are fully tested and guaranteed to 100kRAD total dose. These QML Class T devices are processed to a standard flow
|
Original
|
HCS138T
100kRAD
HCS138T
y6 smd transistor
smd transistor y5
SMD Transistor Y6
y4 smd transistor
y0 smd transistor
E2 SMD Transistor
smd transistor y2
smd 4614
SMD TRANSISTOR Y1
transistor smd Y2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Semiconductor !COMPLETE DATA SHEET | COMING SOON! ! CD54HC138F3A, CD54HCT138F3A June 1997 3-to-8-Line Decoder/Demultiplexer File Number 3779 Functional Diagram The CD54HC138F3A and C D54H CT138F3A are high-speed silicon-gate CMOS decoders well suited to memory address
|
OCR Scan
|
CD54HC138F3A,
CD54HCT138F3A
CD54HC138F3A
CT138F3A
1000ns
500ns
400ns
|
PDF
|
74HC138
Abstract: related circuit of 74HC138 001aae059 74HC-HCT138 74hc138bq hct138 74HC138 using for testing equipment 74HC138D 74HC138N 74HC138DB
Text: 74HC138; 74HCT138 3-to-8 line decoder/demultiplexer; inverting Rev. 4 — 27 June 2012 Product data sheet 1. General description The 74HC138; 74HCT138 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL LSTTL . The 74HC138; 74HCT138 decoder accepts three binary weighted address inputs (A0, A1
|
Original
|
74HC138;
74HCT138
74HCT138
74HC138
related circuit of 74HC138
001aae059
74HC-HCT138
74hc138bq
hct138
74HC138 using for testing equipment
74HC138D
74HC138N
74HC138DB
|
PDF
|