Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DDR166 Search Results

    DDR166 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    DDR-667

    Abstract: 440SP
    Text: Product Brief PowerPC 440SPe Embedded Processor The PowerPC 440SPe Processor offers a powerful mix of high bandwidth, design flexibility and robust features, with speeds of up to 667MHz. With PCI Express and PCI-X interfaces, an on-chip DDR I/DDR II SDRAM controller, I2O messaging unit,


    Original     		440SPe 440SPe 667MHz. 64way POWERPC440SPE DDR-667 440SP PDF

    Untitled

    Abstract: No abstract text available
    Text: FMD4A32LBx–37Ex 128M 4Mx32 Low Power DDR SDRAM Revision 0.7 Dec. 2008 Rev. 0.7, Dec. ‘08 1 FMD4A32LBx–37Ex Document Title 128M(4Mx32) Low Power DDR SDRAM Revision History Revision No. History Draft date Remark 0.0 Initial Draft Jun.13th, 2006 Preliminary


    Original     		FMD4A32LBxâ 4Mx32) FMD4A32VBx-37Ex 100uA 200uA, 200uA 350uA) PDF

    Untitled

    Abstract: No abstract text available
    Text: FMD4A32LBx–37Cx 128M 4Mx32 Low Power DDR SDRAM Revision 0.1 Dec. 2008 Rev. 0.1, Dec. ‘08 1 FMD4A32LBx–37Cx Document Title 128M(4Mx32) Low Power DDR SDRAM Revision History Revision No. History Draft date Remark 0.0 Initial Draft May. 2nd, 2008 Preliminary


    Original     		FMD4A32LBxâ 4Mx32) PDF

    CY7C1302V25

    Abstract: CY7C1304V25 APEX20KE QDR cypress burst of two
    Text: Interfacing the QDR with Altera APEX20KE QDR™: An Introduction The evolution of newer systems has increased demands on speed and performance. As a result of this, faster processors have emerged that have increased the demands on memory performance. Newer memory architectures with higher


    Original     		APEX20KE CY7C1302V25 CY7C1304V25 APEX20KE QDR cypress burst of two PDF

    vhdl code for time division multiplexer

    Abstract: XAPP183 8 bit ram using vhdl xilinx vhdl code CY7C1302 CY7C1302V25 qdr sram vhdl code vhdl code for ddr sdram controller
    Text: Application Note: Spartan-II R XAPP183 v1.0 February 17, 2000 Interfacing the QDR SRAM to the Xilinx Spartan-II FPGA (with VHDL Code) Authors: Amit Dhir, Krishna Rangasayee Summary The explosive growth of the Internet is boosting the demand for high-speed data


    Original     		XAPP183 vhdl code for time division multiplexer XAPP183 8 bit ram using vhdl xilinx vhdl code CY7C1302 CY7C1302V25 qdr sram vhdl code vhdl code for ddr sdram controller PDF

    ML461

    Abstract: DDR166 DDR266 DDR333 DDR400 UCF virtex-4 xc4vlx25 User Constraints File DDR SDRAM Controller
    Text: SDRAM Controller, DDR DDR-XSXILINX December 4, 2006 Product Specification AllianceCORE Facts Provided with Core Documentation User Guide Array Electronics Design File Formats Hachinger Weg 5 85649 Brunnthal Germany Phone: +49 8102-779784 Fax: +49 8102-779785


    Original     		PDF

    PowerPC EBC 440spe

    Abstract: DDR266 DDR333 DDR667 83 dhrystone
    Text: PRODUCT BRIEF PowerPC 440SPe Embedded Processor Benefits • Delivers 533 MHz to 667 MHz performance for embedded I/O processor designs • 32-Kbyte–I/32-Kbyte- D L1 caches • 256-Kbyte L2 cache with parity protection, may also be used as on-chip SRAM • High-speed processor local bus


    Original     		440SPe 32-Kbyte I/32-Kbyte- 256-Kbyte 32/64-bit POWERPC440SPe PowerPC EBC 440spe DDR266 DDR333 DDR667 83 dhrystone PDF

    CY7C1304

    Abstract: spartan 2 CY7C1302 virtex 5 ddr data path
    Text: Interfacing the QDR to the XILINX SPARTAN-II FPGA CY7C1302 Figure 1 shows the block diagram of the CY7C1302 QDR device. Address /WPS Data In QDR is a family of synchronous SRAMs with an innovative architecture. This was designed particularly for high performance networking systems by the QDR Consortium, which


    Original     		CY7C1302 CY7C1302 CY7C1304 CY7C1304 spartan 2 virtex 5 ddr data path PDF

    440SP

    Abstract: DDR266 DDR333 DDR667
    Text: PRODUCT BRIEF PowerPC 440SP Embedded Processor Benefits • Delivers 533-MHz to 667-MHz performance for embedded I/O processor designs • 32-Kbyte-I/32-Kbyte D L1 caches • 256-Kbyte L2 cache with parity protection may also be used as on-chip SRAM • High-speed processor local bus


    Original     		440SP 533-MHz 667-MHz 32-Kbyte-I/32-Kbyte 256-Kbyte 32-bit 64-bit 32/64-bit 166/333-MHz 440SP DDR266 DDR333 DDR667 PDF

    APEX20KE

    Abstract: CY7C1302V25 CY7C1304V25 RPS for atm
    Text: Interfacing the QDR with Altera APEX20KE QDR™: An Introduction The evolution of newer systems has increased demands on speed and performance. As a result of this, faster processors have emerged that have increased the demands on memory performance. Newer memory architectures with higher


    Original     		APEX20KE Tabl2001. APEX20KE CY7C1302V25 CY7C1304V25 RPS for atm PDF