Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DOUT18 Search Results

    DOUT18 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    MAX9263

    Abstract: MAX9264 prng IEC ACB symbols PJ 62 SPREAD-SPECTRUM SYSTEM
    Text: 19-5644; Rev 1; 3/11 TION KIT EVALUA BLE IL AVA A HDCP Gigabit Multimedia Serial Link Serializer/Deserializer The MAX9263/MAX9264 chipset extends Maxim’s gigabit multimedia serial link GMSL technology to include highbandwidth digital content protection (HDCP) encryption


    Original
    MAX9263/MAX9264 MAX9263 MAX9264 MAX9263/MAX9264 prng IEC ACB symbols PJ 62 SPREAD-SPECTRUM SYSTEM PDF

    HSP48901

    Abstract: HSP48901JC-30
    Text: HSP48901 Data Sheet July 2004 FN2459.6 3 x 3 Image Filter Features The Intersil HSP48901 is a high speed 9-Tap FIR Filter which utilizes 8-bit wide data and coefficients. It can be configured as a one-dimensional 1-D 9-Tap filter for a variety of signal processing applications, or as a two


    Original
    HSP48901 FN2459 HSP48901 30MHz HSP48901JC-30 PDF

    GO1555

    Abstract: 1kv hd 352M GS1524 GS1560A GS9060 iso 5459 GO1525 w058
    Text: GS1560A/GS1561 HD-LINX II Dual-Rate Deserializer Key Features Description • SMPTE 292M and SMPTE 259M-C compliant descrambling and NRZI → NRZ decoding with bypass • DVB-ASI 8b/10b decoding • auto-configuration for HD-SDI and SD-SDI • serial loop-through cable driver output selectable as


    Original
    GS1560A/GS1561 259M-C 8b/10b GS1560A GO1555 1kv hd 352M GS1524 GS9060 iso 5459 GO1525 w058 PDF

    A12L

    Abstract: A14L IDT70V3579 IDT70V3579S
    Text: HIGH-SPEED 3.3V 32K x 36 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM Features: ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access – Commercial: 5/6ns max. Pipelined output mode


    Original
    IDT70V3579S 100MHz 70V3579 36-Bit) A12L A14L IDT70V3579 IDT70V3579S PDF

    70V3569

    Abstract: A12L A13L IDT70V3569 IDT70V3569S
    Text: HIGH-SPEED 3.3V 16K x 36 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE PRELIMINARY IDT70V3569S Features: ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Port memory cells which allow simultaneous access of the same memory location High-speed clock to data access


    Original
    IDT70V3569S 133MHz 133MHz wri12/99: 133MHz, 70V3569 A12L A13L IDT70V3569 IDT70V3569S PDF

    Crossbow

    Abstract: S 187 S2024B-6 register file DIN31
    Text: DEVICE SPECIFICATION “CROSSBOW” 32 X 32 800 MBIT/S CROSSPOINT SWITCH “CROSSBOW” X 32 800 MBIT/S CROSSPOINT SWITCH BiCMOS PECL 32 CLOCK GENERATOR FEATURES GENERAL DESCRIPTION • Full broadcast switching capability • 32 x 32 crosspoint structure, expandable to 64 x


    Original
    400-Mbit/s 196-pin S2024 Crossbow S 187 S2024B-6 register file DIN31 PDF

    SCSI 100 connector datasheet

    Abstract: DIN28 working of 5 pin relay 100 pin scsi 100-pin SCSI female connector n type connector female CB-89200-2 DIN24 relay 5 pin Backup output protect
    Text: DASP-52064 Isolated 32 D/I & 32 D/O Card Features 32 isolated digital inputs for source type 32 interrupt input I/O digital input 32 isolated digital outputs for sink type 2K battery backup RAM for backup nonvolatile data (only for DASP-52064) One programmable timer and interrupt


    Original
    DASP-52064 DASP-52064) 98/NT/2000/XP, 2500VDC 50VDC 36VDC DIN11 DIN13 DIN15 DIN17 SCSI 100 connector datasheet DIN28 working of 5 pin relay 100 pin scsi 100-pin SCSI female connector n type connector female CB-89200-2 DIN24 relay 5 pin Backup output protect PDF

    IDT70T659

    Abstract: No abstract text available
    Text: HIGH-SPEED 2.5V 256/128K x 36 ASYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V 0R 2.5V INTERFACE Features ◆ ◆ ◆ ◆ ◆ ◆ Busy and Interrupt Flags On-chip port arbitration logic Full on-chip hardware support of semaphore signaling between ports Fully asynchronous operation from either port


    Original
    256/128K 100mV) 150mV 256-ball 208-pin 208-ball IDT70T659 PDF

    IDT70T659

    Abstract: 9S12 CAN 9S12
    Text: Š Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ IDT70T651/9S HIGH-SPEED 2.5V 256/128K x 36 ASYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V 0R 2.5V INTERFACE ◆ On-chip port arbitration logic Full on-chip hardware support of semaphore signaling between ports Fully asynchronous operation from either port


    Original
    IDT70T651/9S 256/128K 100mV) 150mV 256-ball 208-pin 208-ball IDT70T659 9S12 CAN 9S12 PDF

    A17R-A0R

    Abstract: A17L-A0L 7144
    Text: HIGH-SPEED 1.8V 256/128K x 36 IDT70P3519/99 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V/2.5V/1.8V INTERFACE Features: ◆ ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Port memory cells which allow simultaneous access of the same memory location Low Power High-speed data access


    Original
    256/128K IDT70P3519/99 200MHz 166MHz) 14Gbps 200MHz 5T2010 5T9010 A17R-A0R A17L-A0L 7144 PDF

    O23R

    Abstract: o32l 70V3579 A12L A14L IDT70V3579 IDT70V3579S optl p2 3.5mm
    Text: Š HIGH-SPEED 3.3V 32K x 36 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE IDT70V3579S Features: ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Port memory cells which allow simultaneous access of the same memory location High-speed clock to data access


    Original
    IDT70V3579S 133MHz 133MHz O23R o32l 70V3579 A12L A14L IDT70V3579 IDT70V3579S optl p2 3.5mm PDF

    IDT70T3589

    Abstract: IDT70T3599 70T359 70T3589
    Text: HIGH-SPEED 2.5V 256/128/64K x 36 IDT70T3519/99/89S SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE Features: ◆ ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Port memory cells which allow simultaneous access of the same memory location High-speed data access


    Original
    256/128/64K IDT70T3519/99/89S 200MHz 166MHz 133MHz) 14Gbps IDT70T3589 IDT70T3599 70T359 70T3589 PDF

    70T3589

    Abstract: No abstract text available
    Text: HIGH-SPEED 2.5V 256/128/64K x 36 IDT70T3519/99/89S SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE Features: ◆ ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Port memory cells which allow simultaneous access of the same memory location High-speed data access


    Original
    256/128/64K IDT70T3519/99/89S 200MHz 166MHz 133MHz) 14Gbps 70T3589 PDF

    Untitled

    Abstract: No abstract text available
    Text: Š Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ IDT70T651/9S HIGH-SPEED 2.5V 256/128K x 36 ASYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V 0R 2.5V INTERFACE ◆ On-chip port arbitration logic Full on-chip hardware support of semaphore signaling between ports Fully asynchronous operation from either port


    Original
    IDT70T651/9S 256/128K 100mV) 150mV 256-ball 208-pin 208-ball PDF

    HSP48908

    Abstract: HSP48908GC-20 HSP48908GC-32 HSP48908JC-20 HSP48908JC-32 HSP48908VC-20 HSP48908VC-32
    Text: HSP48908 TM Data Sheet May 1999 FN2456.5 Two Dimensional Convolver Features The Intersil HSP48908 is a high speed Two Dimensional Convolver which provides a single chip implementation of a video data rate 3 x 3 kernel convolution on two dimensional data. It eliminates the need for external data storage through


    Original
    HSP48908 FN2456 HSP48908 32MHz HSP48908GC-20 HSP48908GC-32 HSP48908JC-20 HSP48908JC-32 HSP48908VC-20 HSP48908VC-32 PDF

    Untitled

    Abstract: No abstract text available
    Text: > 4M C C DEVICE SPECIFICATION 33 x 32 1.25 G B IT/S D IFF E R E N T IA L CR O SSPO IN T SW ITCH S2028 GENERAL DESCRIPTION FEATURES 33 x 32 differential crosspoint switch Full broadcast switching capability Differential 10K PECL data path Configurable differential output driver


    OCR Scan
    S2028 224-pin S2028 S2Q28 PDF

    131-6 bj 025

    Abstract: No abstract text available
    Text: D S 9 9 R 1 0 3 ,D S 9 9 R 1 0 4 DS99R103/DS99R104 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer Te x a s INSTRUMENTS Literature Number: SNLS241C a t i o n a l D S 9 9 R 1 0 3 /D S 9 9 R 1 04 3 -4 0M H z D C -B alanced 2 4-B it LVD S S e ria lize r and


    OCR Scan
    DS99R103/DS99R104 3-40MHz 24-Bit SNLS241C 131-6 bj 025 PDF

    Untitled

    Abstract: No abstract text available
    Text: The ARM Processor Family This Data Sheet is one of a series describing the ARM Family of products from GEC Plessey Semiconductors. The table below shows the current range of 32-bit RISC M icroprocessors/M icrocontrollers. GPS Name P ackag e Description 32 bit RISC core with 32 bit address range.


    OCR Scan
    32-bit 100PQFP 144TQFP 160PQFP ser26 FIQ26 1RQ26 upervisor26. 37bfl522 PDF

    ADSP-3221

    Abstract: No abstract text available
    Text: ANALOG DEVICES High Speed 64-Bit IEEE Floating-Point ALU ADSP-3221 1.1 Scope. This specification covers the detail requirements for a CMOS monolithic 32-bit and 64-bit IEEE Standard 754 format floating-point arithmetic and logic unit ALU . 1.2 Part Number.


    OCR Scan
    64-Bit ADSP-3221 32-bit ADSP-3221 SG/883B ADSP-3221TG/883B ADI-M-1000: G-144A. PDF

    Untitled

    Abstract: No abstract text available
    Text: HSP48908/883 33 Two Dimensional Convolver January 1994 Description Features • The Harris HSP48908/883 is a high speed Two Dimensional Convolver which provides a single chip implementation of a video data rate 3 x 3 kernel convolution on two dimensional data. It eliminates the need for external data storage through


    OCR Scan
    HSP48908/883 HSP48908/883 MIL-STD883 DOUT10 DOUT11 DOUT12 OOUT13 DOUT14 CASI12 PDF

    Untitled

    Abstract: No abstract text available
    Text: Advance Information S E M I C O N D U C T O R S _ MUAA Routing C o processor RCP Fam ily APPLICATION BENEFITS > > > > > > High performance MAC Address processor for multiport switches and routers (Up to 48 10/100 or 4 Gigabit Ethernet at wire speed)


    OCR Scan
    PDF

    K3192

    Abstract: No abstract text available
    Text: DEVICE SPECIFICATION > FEATURES 4 M C C GENERAL DESCRIPTION 33 x 32 differential crosspoint switch Full broadcast switching capability Differential 10K PECL data path Configurable differential output driver controls Up to 1.25 Gbit/s NRZ data rate TTL configuration controls


    OCR Scan
    224-pin S2028 1998/Revision K3192 PDF

    SS2024

    Abstract: 3111z
    Text: DEVICE SPECIFICATION CROSSBOW” 32 X 32 800 MBIT/S CROSSPOINT SWITCH GENERAL DESCRIPTION FEATURES • Full broadcast switching capability • 32 x 32 crosspoint structure, expandable to 64 x 64 with no external components • ECL 10K data path and TTL I/O for configuration


    OCR Scan
    400-Mbit/s 196-pin S2024 SS2024 3111z PDF

    Untitled

    Abstract: No abstract text available
    Text: 2 HARRIS Ja n u a ry 1991 Features • Single Chip 3x3 Kernel Convolution • Programmable O n-chip Row Buffers • DC to 32 MHz Clock Rate • Cascadable for Larger Kernels and Images • O n-Chip 8-B it ALU • Dual Coefficient Mask Registers, Switchable in a


    OCR Scan
    HSP48 HSP48908 32MHz 20MHz PDF