Untitled
Abstract: No abstract text available
Text: PS10/PS11 PS10 - Active High PS11 - Active Low Initial Release Quad Power Sequencing Controller Features Description Sequencing of Four or More* Supplies, ICs, or Subsystems Independently Programmable Delays Between Open Drain PWRGD Flags 5ms to 200ms ±10V to ±90V Operation
|
Original
|
PDF
|
PS10/PS11
200ms)
SO-14
PS10/11
DSPD14SONG
A050604
|
Untitled
Abstract: No abstract text available
Text: PS10/PS11 PS10 - Active High PS11 - Active Low Quad Power Sequencing Controller Features Description ! Many of today’s high performance FPGA’s, Microprocessors, DSP and industrial/embedded subsystems require sequencing of the input power. Historically this has been
|
Original
|
PDF
|
PS10/PS11
200ms)
MS-012,
DSPD-14SONG
A040307
|
555-timer
Abstract: "Power over LAN" HV302 HV312 SOIC-14
Text: HV302/HV312 Sequencing Hotswap Controllers Negative Supply Rail Features -10V to 90V or +10V to +90V Operation Four PWRGD Flags with Programmable Delays Integrated “normally-on” Gate Clamp eliminates components UV/OV Lock Out & Power-On-Reset (POR) for
|
Original
|
PDF
|
HV302/HV312
100ms
DSPD14SONG
A050604
555-timer
"Power over LAN"
HV302
HV312
SOIC-14
|
capacitor 106 35K
Abstract: 340 opto isolator
Text: PS10/PS11 PS10 - Active High PS11 - Active Low Initial Release Quad Power Sequencing Controller Features Description Sequencing of Four or More* Supplies, ICs, or Subsystems Independently Programmable Delays Between Open Drain PWRGD Flags 5ms to 200ms ±10V to ±90V Operation
|
Original
|
PDF
|
PS10/PS11
200ms)
SO-14
DSPD14SONG
A050604
capacitor 106 35K
340 opto isolator
|
"Power over LAN"
Abstract: No abstract text available
Text: HV302/HV312 Sequencing Hotswap Controllers Negative Supply Rail Features General Description d e d n e m m o ! c s e n R g i t s o e N D w e N r Fo -10V to 90V or +10V to +90V Operation Four PWRGD Flags with Programmable Delays Integrated “normally-on” Gate Clamp eliminates
|
Original
|
PDF
|
HV302/HV312
100ms
DSPD14SONG
A050604
"Power over LAN"
|