mos-fet darlington
Abstract: madison igbt module testing military switch POW-R-BRIK missile launching system SEMICONDUCTOR PACKAGING ASSEMBLY TECHNOLOGY pioneer mosfet SCR Inverter datasheet NATIONAL IGBT
Text: MILITARY POWER From A Global Power In Power Semiconductor Technology Powerex . . . on the leading edge of research and manufacturing technology … The Mission Powerex has positioned itself as a prime supplier to the defense industry. Since 1986, Powerex has been a
|
Original
|
PDF
|
MPB-000
LVG-5K-6/01
mos-fet darlington
madison
igbt module testing
military switch
POW-R-BRIK
missile launching system
SEMICONDUCTOR PACKAGING ASSEMBLY TECHNOLOGY
pioneer mosfet
SCR Inverter datasheet
NATIONAL IGBT
|
74FCT273CT
Abstract: No abstract text available
Text: IDT54/74FCT273T/AT/CT FAST CMOS OCTAL D FLIP-FLOP WITH MASTER RESET Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • • • • The IDT54/74FCT273T/AT/CT are octal D flip-flops built using an advanced dual metal CMOS technology. The IDT54/ 74FCT273T/AT/CT have eight edge-triggered D-type flipflops with individual D inputs and O outputs. The common
|
Original
|
PDF
|
IDT54/74FCT273T/AT/CT
IDT54/74FCT273T/AT/CT
IDT54/
74FCT273T/AT/CT
MIL-STD-883,
273AT
273CT
74FCT273CT
|
HYI25DC25616
Abstract: No abstract text available
Text: September 2006 HYI25 DC 25616 0 C E HYI25 DC 25680 0 C E 256 Mbit Double-Data-Rate SDRAM DDR SDRAM RoHS Compliant Internet Data Sheet Rev. 1.00 Internet Data Sheet HYI25DC256[16/80]0CE 256 Mbit Double-Data-Rate SDRAM Revision History: Rev. 1.00, 2006-09 All
|
Original
|
PDF
|
HYI25
HYI25DC256
rev400
03292006-O26P-394X
HYI25DC25616
|
3M Touch Systems
Abstract: No abstract text available
Text: CY7C2568XV18, CY7C2570XV18 72-Mbit DDR II+ Xtreme SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency with ODT 72-Mbit DDR II+ Xtreme SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36)
|
Original
|
PDF
|
CY7C2568XV18,
CY7C2570XV18
72-Mbit
CY7C2568XV18
3M Touch Systems
|
633 600
Abstract: 3M Touch Systems
Text: CY7C2568XV18, CY7C2570XV18 72-Mbit DDR II+ Xtreme SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 72-Mbit DDR II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36)
|
Original
|
PDF
|
CY7C2568XV18,
CY7C2570XV18
72-Mbit
CY7C2568XV18
633 600
3M Touch Systems
|
PWM basic principle
Abstract: dhrystone MB96F346RSA FMC16FX MB96F346 MB96F
Text: Fujitsu Microelectronics Europe Application Note MCU-AN-300239-E-V10 F²MC-16FX FAMILY 16-BIT MICROCONTROLLER MB96340 SOFTWARE PWM BY USE OF DMA TRANSFER APPLICATION NOTE Software PWM by use of DMA Transfer Revision History Revision History Date 2007-09-20
|
Original
|
PDF
|
MCU-AN-300239-E-V10
MC-16FX
16-BIT
MB96340
PWM basic principle
dhrystone
MB96F346RSA
FMC16FX
MB96F346
MB96F
|
MB96F346RSA
Abstract: SK-16FX-100PMC MB96F
Text: Fujitsu Microelectronics Europe Application Note MCU-AN-300239-E-V11 F²MC-16FX FAMILY 16-BIT MICROCONTROLLER MB96340 SOFTWARE PWM BY USE OF DMA TRANSFER APPLICATION NOTE Software PWM by use of DMA Transfer Revision History Revision History Issue Date 2007-09-20
|
Original
|
PDF
|
MCU-AN-300239-E-V11
MC-16FX
16-BIT
MB96340
MB96F346RSA
SK-16FX-100PMC
MB96F
|
Untitled
Abstract: No abstract text available
Text: CY7C2568XV18/CY7C2570XV18 72-Mbit DDR II+ Xtreme SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 72-Mbit DDR II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36)
|
Original
|
PDF
|
CY7C2568XV18/CY7C2570XV18
72-Mbit
CY7C2568XV18
CY7C2570XV18
|
3M Touch Systems
Abstract: BW16
Text: CY7C25682KV18 CY7C25702KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36)
|
Original
|
PDF
|
CY7C25682KV18
CY7C25702KV18
72-Mbit
CY7C25682KV18
3M Touch Systems
BW16
|
Untitled
Abstract: No abstract text available
Text: CY7C25682KV18 CY7C25702KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36)
|
Original
|
PDF
|
CY7C25682KV18
CY7C25702KV18
72-Mbit
|
3M Touch Systems
Abstract: No abstract text available
Text: CY7C2568XV18, CY7C2570XV18 72-Mbit DDR II+ Xtreme SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 72-Mbit DDR II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36)
|
Original
|
PDF
|
CY7C2568XV18,
CY7C2570XV18
72-Mbit
CY7C2568XV18
3M Touch Systems
|
Am29050 Microprocessor Users Manual
Abstract: so do chan IC 74ls374 Am29202 AM29050 Users Manual AM29240 Users Manual IEEE-1284 PQB132 Am29240 IEEE-1284-COMPLIANT
Text: Advance Information Am29202 Advanced Micro Devices Low-Cost RISC Microcontroller with IEEE-1284-Compliant Parallel Interface DISTINCTIVE CHARACTERISTICS Completely integrated system for cost-sensitive embedded applications requiring high performance IEEE Std 1284-1994-compliant parallel port
|
Original
|
PDF
|
Am29202
IEEE-1284-Compliant
1284-1994-compliant
32-bit
22-bit
Am29000
Fusion29K
Am29005
Am29030
Am29050 Microprocessor Users Manual
so do chan IC 74ls374
AM29050 Users Manual
AM29240 Users Manual
IEEE-1284
PQB132
Am29240
|
lcd monitor ckt
Abstract: DFP 30 pin cable nec monitor tx2/rx2 201C CDTA14
Text: SiI 201C Intelligent Panel Controller PanelLink Digital March 1999 General Description Features The SiI 201C Intelligent Panel Controller IPC uses PanelLink Digital technology to support displays ranging from VGA to XGA (25-68 MHz), which is ideal for LCD notebook and desktop monitor applications. With a flexible single
|
Original
|
PDF
|
/DS-0005-B
lcd monitor ckt
DFP 30 pin cable nec monitor
tx2/rx2
201C
CDTA14
|
Untitled
Abstract: No abstract text available
Text: V58C2512 804/404/164 SB HIGH PERFORMANCE 512 Mbit DDR SDRAM 4 BANKS X 16Mbit X 8 (804) 4 BANKS X 32Mbit X 4 (404) 4 BANKS X 8Mbit X 16 (164) 5 6 75 DDR400 DDR333 DDR266 Clock Cycle Time (tCK2.5) 6ns 6ns 7.5ns Clock Cycle Time (tCK3) 5ns - - 200 MHz 166 MHz
|
Original
|
PDF
|
V58C2512
16Mbit
32Mbit
DDR400
DDR333
DDR266
200MHz
cycles/64
|
|
|
MM4220DF/MM5220DF
Abstract: mm5221 MM4240 DS8807 MM5017 54S287 MM1402a equivalent transistor bf 175 MM74C920 MM5061
Text: Edge Index by Product Family NATIONAL This is National's first Memory handbook containing information on MOS and Bipolar Memory Components, Systems, Application Notes and Support Circuits. For detailed information on Interface Circuits and other major product lines, contact a National sales office, representative, or distributor.
|
OCR Scan
|
PDF
|
360746lat
MM4220DF/MM5220DF
mm5221
MM4240
DS8807
MM5017
54S287
MM1402a equivalent
transistor bf 175
MM74C920
MM5061
|
b795
Abstract: MQQ1096S256 IS6MC512S-66
Text: IS6MC256S IS6MC512S 256KB AND 512KB CMOS COASt CACHE MODULES FOR THE INTEL PENTIUM CPU PRELIMINARY JULY 1996 DESCRIPTION FEATURES • Low-cost, card-edge low-profile CELP module with 160 leads • For Intel Pentium CPU-based systems • Operates with Pentium CPU clock speeds up
|
OCR Scan
|
PDF
|
IS6MC256S
IS6MC512S
256KB
512KB
ISS1IS6MC256S
IS6MC512S
IS61C632A
MQD1096S256
IS6MC256S/6MC512S
256SB
b795
MQQ1096S256
IS6MC512S-66
|
74FCT273CT
Abstract: No abstract text available
Text: IDT54/74FCT273T/AT/CT FAST CMOS OCTAL D FLIP-FLOP WITH MASTER RESET Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • • • • The IDT54/74FCT273T/AT/CT are octal D flip-flops built using an advanced dual metal CMOS technology. The IDT54/ 74FCT273T/AT/CT have eight edge-triggered D-type flipflops with individual D inputs and O outputs. The common
|
OCR Scan
|
PDF
|
IDT54/74FCT273T/AT/CT
IDT54/74FCT273T/AT/CT
IDT54/
74FCT273T/AT/CT
273AT
273CT
MIL-STD-883,
74FCT273CT
|
pin diagram 16x16 LED matrix display
Abstract: No abstract text available
Text: 16x16 dot matrix display, three color, 8.0 mm circular element LUM-2568ML302 The LUM-2568ML302 is a 16 x 16 dot matrix unit. Available with 8.0 mm circular LED elements Dimensions U n its : mm 5 8 .0 Features • 16 x 16 dot matrix; with round (<J>= 8.0 mm) emitters, external
|
OCR Scan
|
PDF
|
LUM-2568ML302
16x16
LUM-2568ML302
pin diagram 16x16 LED matrix display
|
pin diagram 16x16 LED matrix display
Abstract: for red led LUM-2568MU302
Text: LUM-2568MU302 16x16 dot matrix display, three color, 8.0 mm circular element The LUM-2568M U302 is a 16 x 16 dot matrix unit. Available with 8.0 mm circular LED elements Dimensions U n its: mm Features • 16 x 16 dot matrix; with round (<(>= 8.0 mm) emitters, external
|
OCR Scan
|
PDF
|
LUM-2568MU302
16x16
LUM-2568MU302
pin diagram 16x16 LED matrix display
for red led
|
Untitled
Abstract: No abstract text available
Text: LUM-2568ML303 1 6x 1 6 dot matrix display, three color, 8.0 mm circular element The LUM-2568ML303 is a 16 x 16 dot matrix unit. Available with 8.0 mm circular LED elements Dim ensions Units : mm 6 2 .0 14 4. 0^ ¿8.0 4 _M3 59 .0 Features • 16 x 16 dot matrix; with round
|
OCR Scan
|
PDF
|
LUM-2568ML303
LUM-2568ML303
|
for red led
Abstract: No abstract text available
Text: LUM-2568ML353 1 6 x 16 dot matrix display, three color, 8.0 mm circular element The LUM-2568ML353 is a 16 x 16 dot matrix unit. Available with 8.0 mm circular LED elements Dimensions U n its: mm 62 .0 Features • 16 x 16 dot matrix; with round (<(>= 8.0 mm) emitters, external
|
OCR Scan
|
PDF
|
LUM-2568ML353
LUM-2568ML353
LUM-2568ML35onditions
for red led
|
Untitled
Abstract: No abstract text available
Text: m VLSI T ec h n o lo g y in c . ADVANCE INFORMATION VP14335/14574 T1/E1 Line Interface Unit FEATURES APPLICATIONS DESCRIPTION • Analog PCM line interface for T 1 and E1 PCM-30 applications • Clock recovery functions using a 6.176 MHz Crystal Oscillator
|
OCR Scan
|
PDF
|
VP14335/14574
PCM-30)
VP14335
VP14574
TR62411)
|
en 586-3
Abstract: Am29000 Users Manual Am29050TM AMD 29040
Text: a Advance Information Am29202 Advanced Micro Devices Low-Cost RISC Microcontroller with IEEE-1284-Compliant Parallel Interface DISTINCTIVE CHARACTERISTICS • Completely integrated system for cost-sensitive embedded applications requiring high performance
|
OCR Scan
|
PDF
|
Am29202TM
IEEE-1284-Compliant
32-bit
22-bit
104-Mbyte
20-MHz
1m29202
Fusion29K
Am29030
en 586-3
Am29000 Users Manual
Am29050TM
AMD 29040
|
Untitled
Abstract: No abstract text available
Text: a Advance Information Am29202 Advanced Micro Devices Low-Cost RISC Microcontroller with IEEE-1284-Compliant Parallel Interface DISTINCTIVE CHARACTERISTICS • Completely integrated system for cost-sensitive embedded applications requiring high performance
|
OCR Scan
|
PDF
|
Am29202
IEEE-1284-Compliant
32-bit
22-bit
104-Mbyte
20-MHz
Am29000
Fusion29K
Am29005
|
