Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    EDIF Search Results

    SF Impression Pixel

    EDIF Price and Stock

    Vishay Dale CRCW04021R00JNEDIF

    RES SMD 1 OHM 5% 1/16W 0402
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CRCW04021R00JNEDIF Digi-Reel 29,470 1
    • 1 $0.35
    • 10 $0.187
    • 100 $0.1105
    • 1000 $0.07184
    • 10000 $0.0562
    Buy Now
    RS CRCW04021R00JNEDIF Bulk 25
    • 1 -
    • 10 -
    • 100 $0.043
    • 1000 $0.041
    • 10000 $0.041
    Get Quote

    Vishay Dale CRCW0402100RJNEDIF

    RES SMD 100 OHM 5% 1/16W 0402
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CRCW0402100RJNEDIF Digi-Reel 19,719 1
    • 1 $0.34
    • 10 $0.181
    • 100 $0.1069
    • 1000 $0.06952
    • 10000 $0.05438
    Buy Now
    CRCW0402100RJNEDIF Cut Tape 19,719 1
    • 1 $0.34
    • 10 $0.181
    • 100 $0.1069
    • 1000 $0.06952
    • 10000 $0.05438
    Buy Now
    CRCW0402100RJNEDIF Reel 10,000 10,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.04975
    Buy Now
    RS CRCW0402100RJNEDIF Bulk 25
    • 1 -
    • 10 -
    • 100 $0.117
    • 1000 $0.105
    • 10000 $0.082
    Get Quote

    Vishay Dale CRCW040210K0JNEDIF

    RES SMD 10K OHM 5% 1/16W 0402
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CRCW040210K0JNEDIF Digi-Reel 18,250 1
    • 1 $0.34
    • 10 $0.181
    • 100 $0.1069
    • 1000 $0.06952
    • 10000 $0.05438
    Buy Now
    CRCW040210K0JNEDIF Cut Tape 18,250 1
    • 1 $0.34
    • 10 $0.181
    • 100 $0.1069
    • 1000 $0.06952
    • 10000 $0.05438
    Buy Now
    CRCW040210K0JNEDIF Reel 10,000 10,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.04975
    Buy Now
    RS CRCW040210K0JNEDIF Bulk 25
    • 1 -
    • 10 -
    • 100 $0.117
    • 1000 $0.105
    • 10000 $0.082
    Get Quote

    Vishay Dale CRCW04021K00JNEDIF

    RES SMD 1K OHM 5% 1/16W 0402
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CRCW04021K00JNEDIF Cut Tape 10,327 1
    • 1 $0.34
    • 10 $0.181
    • 100 $0.1069
    • 1000 $0.06952
    • 10000 $0.05438
    Buy Now
    CRCW04021K00JNEDIF Digi-Reel 10,327 1
    • 1 $0.34
    • 10 $0.181
    • 100 $0.1069
    • 1000 $0.06952
    • 10000 $0.05438
    Buy Now
    RS CRCW04021K00JNEDIF Bulk 25
    • 1 -
    • 10 -
    • 100 $0.125
    • 1000 $0.119
    • 10000 $0.106
    Get Quote

    Vishay Dale CRCW04022K20JNEDIF

    RES SMD 2.2K OHM 5% 1/16W 0402
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CRCW04022K20JNEDIF Cut Tape 10,000 1
    • 1 $0.34
    • 10 $0.181
    • 100 $0.1069
    • 1000 $0.06952
    • 10000 $0.05438
    Buy Now
    CRCW04022K20JNEDIF Digi-Reel 10,000 1
    • 1 $0.34
    • 10 $0.181
    • 100 $0.1069
    • 1000 $0.06952
    • 10000 $0.05438
    Buy Now
    CRCW04022K20JNEDIF Reel 10,000 10,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.04975
    Buy Now

    EDIF Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    C082

    Abstract: nad 302 alpha PRODUCT DATE CODE IDENTIFICATION TI date code iso31 AN 7140 DOC-04 texas instruments date code
    Text: TEXAS INSTRUMENTS Authorisation Status Message ATHSTS Outbound from TI Based on EDIFICE Issue 1 (Based on EDIFACT Version 92.1) Date : July 1996 TI Version 1.0 This document can be found on the World Wide Web from http://www.ti.com/sc/docs/scedi/sctecpak.htm


    Original
    PDF

    XC2000

    Abstract: XC3000 XC4000
    Text: 3. Synthesis of the design’s modules into XNF or EDIF netlists. The area and speed requirements should be specified before the design is synthesized. 4. Translation of the XNF file or EDIF file into a Xilinx Unified Library XNF file. 5. Functional simulation with a gate-level


    Original
    PDF XC3000 XC2000 XC2000 XC4000

    H16550

    Abstract: xilinx asynchronous fifo baud rate generator vhdl XC2V80 XC2S50E-7
    Text: H16550 - Universal Asynchronous Receiver/Transmitter with FIFOs April 5, 2002 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core Documentation Core documentation EDIF Netlist; VHDL Source RTL Design File Formats available at extra cost


    Original
    PDF H16550 xilinx asynchronous fifo baud rate generator vhdl XC2V80 XC2S50E-7

    OTU1

    Abstract: XIP2174 Paxonet Communications OC48 ISE4 OTN testbench
    Text: STS48 OTN Framer/Digital Wrapper CC381 July 9, 2002 Product Specification AllianceCORE Facts Provided with Core Documentation User Guide, Design Guide EDIF netlist Design File Formats Constraints File cc381.ucf Testbench, test scripts Verification Tool


    Original
    PDF STS48 CC381) cc381 OTU1 XIP2174 Paxonet Communications OC48 ISE4 OTN testbench

    CRC-16 and verilog

    Abstract: vhdl code scrambler CRC-16 CRC-32 OTN SWITCH header G.7041 GFP XC2V500-5 CRC-16 and CRC-32 Ethernet
    Text: CoreEl 8-Bit Multichannel GFP Framer CC225 May 30, 2003 Product Specification AllianceCORE™ Facts Core Specifics See Table 1 Provided with Core Documentation CC225 Functional Specification Design File Formats EDIF netlist Constraints File .ucf Script Based Behavioral


    Original
    PDF CC225) CC225 apCC225 CRC-16 and verilog vhdl code scrambler CRC-16 CRC-32 OTN SWITCH header G.7041 GFP XC2V500-5 CRC-16 and CRC-32 Ethernet

    CC226

    Abstract: simple powerful charge controller block diagram vhdl code for 8-bit calculator register based fifo xilinx crc verilog code 16 bit vhdl code for scrambler descrambler CRC-16 CRC-32 rx data path interface in vhdl vhdl code CRC32
    Text: CoreEl 2.5 Gb/s GFP Framer CC226 May 30, 2003 Product Specification AllianceCORE™ Facts Core Specifics See Table 1 Provided with Core Documentation Functional Specification Design File Formats EDIF netlist Constraints File .ucf Script Based Behavioral


    Original
    PDF CC226) CC226 simple powerful charge controller block diagram vhdl code for 8-bit calculator register based fifo xilinx crc verilog code 16 bit vhdl code for scrambler descrambler CRC-16 CRC-32 rx data path interface in vhdl vhdl code CRC32

    IMD02

    Abstract: PIA01 S010 ALI07 ALI03 42pac
    Text: TEXAS INSTRUMENTS Quotation Message QUOTES Outbound from TI Based on EDIFICE Issue 1 (Based on EDIFACT Version 92.1) Date : September 1996 TI Version 1.0 This document can be found on the World Wide Web from http://www.ti.com/sc/docs/scedi/sctecpak.htm Texas Instruments Incorporated


    Original
    PDF Q0006 Q0006A IMD02 PIA01 S010 ALI07 ALI03 42pac

    ML marking

    Abstract: NAD 7130 RYT109 ryt3 S010 MEA03 DTM11 an 7073 texas instruments date code
    Text: TEXAS INSTRUMENTS Despatch Advice Message DESADV Outbound from TI Based on EDIFICE Issue 3 (Based on EDIFACT Version 92.1) Date : July 1996 TI Version 1.0 This document can be found on the World Wide Web from http://www.ti.com/sc/docs/scedi/sctecpak.htm


    Original
    PDF IPG045066204 EC412219' RYT1096042/1C SN75175DR IPG036644023 ML marking NAD 7130 RYT109 ryt3 S010 MEA03 DTM11 an 7073 texas instruments date code

    format .pof

    Abstract: vhdl code for All Digital PLL led matrix vhdl code GAL Gate Array Logic OCR library ALTERA APU EPLD JEDEC MAPPING IR LED array application of programmable array logic
    Text: Abbreviations January 1998 The 1998 Data Book uses the following abbreviations and acronyms: ACAP ACCESS AHDL AMPP APD APU AN AS ASCII ASIC ASSP ATM BGA BNF BPR BSC BSDL BST CAE CerDIP CMD CMOS CPLD CPU CQFP CRC DIP DRAM DS DSP DUT EAB EAU EDA EDF EDIF


    Original
    PDF

    programmer schematic

    Abstract: quicklogic SIGNAL PATH designer
    Text: QT/QS-SpDE-PC/SUN -A SpDE Tools Seamless pASIC Design Environment HIGHLIGHTS Open Interface to third party tools – SpDE (pronounced “speedy”) supports the EDIF input format for interfacing with many supported design entry tools including Cadence and Synopsys. The QDIF format


    Original
    PDF

    Synplicity Synplify

    Abstract: Vantis
    Text: Targeting MACH Devices Using Synplicity’s Synplify with DesignDirect Software Application Brief Introduction This application brief explains the process of generating an EDIF file from a Verilog or VHDL design using Synplicity's Synplify® and targeting a Vantis MACH® device. The


    Original
    PDF

    flash memory vhdl code

    Abstract: speedwave Viewlogic 28F001BX 28F002BC 28F002BX 28F010 28F020 28F200BX vhdl code memory
    Text: COMPUTER-AIDED ENGINEERING TOOLS VIEWLOGIC SYSTEMS SpeedWave* • ■ ■ ■ ■ ■ ■ ■ ■ ■ Complete IEEE 1076 VHDL Complete interactive debugger Navigator for traversing the design hierarchy Context-sensitive help for ease of learning Imports EDIF netlists and


    Original
    PDF 28F010, 28F001BX, 28F020, 28F002BC, 28F002BL, 28F002BV, 28F002BX, 28F200BL, 28F200BV, 28F200BX, flash memory vhdl code speedwave Viewlogic 28F001BX 28F002BC 28F002BX 28F010 28F020 28F200BX vhdl code memory

    Parallel-IN Serial-OUT spi

    Abstract: SIPO 32bit MSB6 XC2V250-5 XC2S50-6
    Text: SPI-Slave: Serial Protocol Interface-Slave February 12, 2002 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core Documentation Core documentation EDIF Netlist; VHDL Source RTL Design File Formats available at extra cost


    Original
    PDF

    EP201

    Abstract: SPARTAN-3 XC3S400 XC3S400-4 Xilinx XC2V500
    Text: EP201 PowerPC Bus Master April 15, 2003 Product Specification AllianceCORE Facts Core Specifics See Table 1. Provided with Core Eureka Technology, Inc. Documentation User guide Design File Formats EDIF netlist Constraints File Top201.ucf Verification VHDL or Verilog test bench


    Original
    PDF EP201 Top201 SPARTAN-3 XC3S400 XC3S400-4 Xilinx XC2V500

    X9130

    Abstract: No abstract text available
    Text: UTOPIA Level 3 PHY Receiver Interface Controller September 29, 2000 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core Documentation Product Datasheet Design File Formats EDIF netlist Constraints File chip.ucf Verification


    Original
    PDF

    STS 9015

    Abstract: CO82 transistor cs 9013 BGM03 sts 9013 SC 9015 D-93A 3036 C082 c556 transistor
    Text: TEXAS INSTRUMENTS International Multimodal Status Report Message IFTSTA Inbound to TI Based on EDIFACT Version D93.A Date : January 1997 TI Version 1.0 This document can be found on the World Wide Web from http://www.ti.com/sc/docs/scedi/sctecpak.htm Texas Instruments Incorporated


    Original
    PDF Incorp22 STS 9015 CO82 transistor cs 9013 BGM03 sts 9013 SC 9015 D-93A 3036 C082 c556 transistor

    XC4000X

    Abstract: No abstract text available
    Text: R ALLIANCE Series Software A2.1i FPGA Design Implementation Flow edif, sxnf, edif, edn, edf, xnf, nmc, ncf Options Main Flow NGDBuild ucf Static Timing Analysis ngd map.ncd/ ncd, pcf FPGA Editor ncd, pcf, nmc FPGA Editor NMC Physical Macro ncd, pcf NGDBuild


    Original
    PDF

    S010

    Abstract: oem price list GBP 308 processing text message
    Text: TEXAS INSTRUMENTS Request for Quote Message REQOTE Inbound to TI Based on EDIFICE Issue 1 (Based on EDIFACT Version 92.1) Date : September 1996 TI Version 1.0 This document can be found on the World Wide Web from http://www.ti.com/sc/docs/scedi/sctecpak.htm


    Original
    PDF EC12345: P00000028' Q0006' S010 oem price list GBP 308 processing text message

    TYPE OF PACKAGES

    Abstract: PIT 3055 S010 S-009 Distributors and Sales Partners
    Text: TEXAS INSTRUMENTS Price / Sales Catalogue Message PRICAT Outbound from TI Based on EDIFICE Issue 1 Based on EDIFACT Version 92.1 Date : October 1996 TI Version 1.0 This document can be found on the World Wide Web from http://www.ti.com/sc/docs/scedi/sctecpak.htm


    Original
    PDF Incorpora134 TYPE OF PACKAGES PIT 3055 S010 S-009 Distributors and Sales Partners

    c829 transistor datasheet

    Abstract: c829 transistor c243 C516 transistor c516 transistor c829 c829 transistor free C829 7293 C082
    Text: TEXAS INSTRUMENTS IMPLEMENTATION GUIDELINE ooOoo TRADITIONAL INVOICE ooOoo VERSION 1 ooOoo BASED ON EDIFICE D.97A INVOIC MESSAGE, ISSUE EDIN03 Copyright 1998 Texas Instruments Incorporated All Rights Reserved The information and/or drawings set forth in this document and all rights in and to inventions


    Original
    PDF EDIN03 c829 transistor datasheet c829 transistor c243 C516 transistor c516 transistor c829 c829 transistor free C829 7293 C082

    Untitled

    Abstract: No abstract text available
    Text: QuickToolsTM for Workstations Development Solution For Third Party EDA Tools HIGHLIGHTS QuickLogic’s FPGA design tools on the Sun and HP Workstations. Open interface to third party tools – QuickTools for Workstations supports the EDIF, IEEE standard Verilog, and IEEE standard VHDL


    Original
    PDF

    c537 transistor

    Abstract: CO82 C082 c999 DE C213 mea02 UNH02 instruction indicating time message delivery
    Text: TEXAS INSTRUMENTS International Consolidation & Forwarding Summary Message IFCSUM Outbound from TI Based on EDIFACT Version S93.A Date : January 1997 TI Version 1.0 This document can be found on the World Wide Web from http://www.ti.com/sc/docs/scedi/sctecpak.htm


    Original
    PDF EP597357' EP597358' EP597359' c537 transistor CO82 C082 c999 DE C213 mea02 UNH02 instruction indicating time message delivery

    Untitled

    Abstract: No abstract text available
    Text: UTOPIA Level-3 PHY Transmitter Interface September 29, 2000 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core Documentation Product Datasheet Design File Formats EDIF netlist Constraints File chip.ucf Verification Testbench


    Original
    PDF

    IC AND GATE 7408 specification sheet

    Abstract: 74LS183 74LS96 SN 74168 7486 XOR GATE IC 74LS192 IC 7402, 7404, 7408, 7432, 7400 IC 7486 for XOR gate IC 74183 74LS193 function table
    Text: PLS-EDIF Bidirectional EDIF Netlist Interface to MAX+PLUS Software Data Sheet September 1991, ver. 3 Features u J Provides a bidirectional netlist interface b etw ee n M A X + P L U S and other m ajor C A E softw are packages Sup ports the industry-standard Electronic Design Interchange Format


    OCR Scan
    PDF