Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ENCRYPTION KEY Search Results

    ENCRYPTION KEY Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    HC5503PRIB Renesas Electronics Corporation Low Cost 24V SLIC For PABX / Key Systems Visit Renesas Electronics Corporation
    HC5503PRIB96 Renesas Electronics Corporation Low Cost 24V SLIC For PABX / Key Systems Visit Renesas Electronics Corporation
    88914-018LF Amphenol Communications Solutions Board-to-Board Keying System Keying Pin Visit Amphenol Communications Solutions
    R5F51303AGFN#30 Renesas Electronics Corporation Cost-optimized, High Performance 32-bit Microcontroller with Enhanced Touch Key Function and 5V Operation Support Visit Renesas Electronics Corporation
    R5F51303AGFL#30 Renesas Electronics Corporation Cost-optimized, High Performance 32-bit Microcontroller with Enhanced Touch Key Function and 5V Operation Support Visit Renesas Electronics Corporation

    ENCRYPTION KEY Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    1364D-CASIC-11

    Abstract: No abstract text available
    Text: Features Bus-compatible with the ARM7TDMI Core 16-clock Cycle Encryption/Decryption Process On Request: 16, 8, 4 Clock Cycle Encryption/Decryption Process for Single DES Two-key or Three-key Algorithms Optimized for Triple Data Encryption Capability Single or Triple Data Encryption Standard


    Original     		PDF 16-clock 64-bit 1364D 1364D-CASIC-11

    6150AS

    Abstract: No abstract text available
    Text: Features • Compatible with an Embedded 32-bit Microcontroller • Supports Single Data Encryption Standard DES and Triple Data Encryption Algorithm (TDEA or TDES) Compliant with FIPS Publication 46-3, Data Encryption Standard (DES) 64-bit Cryptographic Key


    Original     		PDF 32-bit 64-bit 6150AS 04-Mar-05

    Untitled

    Abstract: No abstract text available
    Text: Features • • • • • • • Bus-compatible with the ARM7TDMI Core 16-clock Cycle Encryption/Decryption Process On Request: 8, 4, 2, 1 Clock Cycle Encryption/Decryption Process for Single DES Two Key Registers Optimized for Triple Data Encryption Capability


    Original     		PDF 16-clock 32-bit 1364B

    OXUFS944SE

    Abstract: OXUF hardware AES controller OXUFS944SE-LQCG hardware AES 256 controller FIREWIRE 800 FIPS140-2 OXUFS94SE SATA hard disk controller SATA controller
    Text: OXUFS944SE, SATA Controller with Encryption OXUFS94SE Highlights ƒ General Features o High performance, low power SATA storage controller with Encryption ƒ Key Features o High performance, low power SATA storage controller with Encryption o Integrated SATA II compliant host


    Original     		PDF OXUFS944SE, OXUFS94SE 1394b 128-bit 256-bit OXUFS944SE OXUF hardware AES controller OXUFS944SE-LQCG hardware AES 256 controller FIREWIRE 800 FIPS140-2 SATA hard disk controller SATA controller

    OXU3101

    Abstract: OXU3101-AANC OXU3101-AANC G hardware AES controller Oxu310 usb to sata power 3.3v hardware AES 256 controller sata firmware update sata controller HARD DISK diagram
    Text: OXU3101, USB SuperSpeed 3.0 to SATA Controller with Encryption Highlights ƒ General Features o High performance USB SuperSpeed 3.0 to SATA storage controller with Encryption ƒ Key Features o High performance USB 3.0 to SATA storage controller with Encryption


    Original     		PDF OXU3101, 256-bit P1619 OXU3101-AANC OXU3101 com/OXU3101 OXU3101-AANC G hardware AES controller Oxu310 usb to sata power 3.3v hardware AES 256 controller sata firmware update sata controller HARD DISK diagram

    Triple DES

    Abstract: Triple DES embedded Triple Data Encryption Standard Triple DES circuit of data encryption and decryption
    Text: Features • • • • • • • Bus-compatible with the ARM7TDMI Core 16-clock Cycle Encryption/Decryption Process On Request: 8, 4, 2, 1 Clock Cycle Encryption/Decryption Process for Single DES Two Key Registers Optimized for Triple Data Encryption Capability


    Original     		PDF 16-clock 32-bit 1364C 10/01/0M Triple DES Triple DES embedded Triple Data Encryption Standard Triple DES circuit of data encryption and decryption

    1351d

    Abstract: circuit of data encryption and decryption
    Text: Features • • • • • • Bus-compatible with the ARM7TDMI Core 16-clock Cycle Encryption/Decryption Process On Request: 8, 4, 2, 1 Clock Cycle Encryption/Decryption Process One Key Register Triple Data Encryption Capability Fully Scan Testable up to 100%


    Original     		PDF 16-clock 32-bit 1351D 10/01/0M circuit of data encryption and decryption

    7751

    Abstract: hifn 7751
    Text: Specification Update 7751 Network Encryption Processor 7751 Network Encryption Processor Hi/fn supplies two of the Internet’s most important raw materials: compression and encryption. Hi/fn is also the world’s first company to put both on a single chip, creating a processor that performs compression and encryption at a faster


    Original     		PDF AN-0014) SU-0011-04 7751 hifn 7751

    hifn 7751

    Abstract: 7751PT6
    Text: DATA SHEET 7751 Encryption Processor 7751 Encryption Processor Hi/fn supplies two of the Internet’s most important raw materials: compression and encryption. Hi/fn is also the world’s first company to put both on a single chip, creating a processor that performs compression and encryption at a faster


    Original     		PDF DS-0013-03 45min, 75max 144-pin DS-0013-03 hifn 7751 7751PT6

    Triple DES embedded

    Abstract: 1351b
    Text: Features • • • • • • Bus-compatible with the ARM7TDMI Core 16-clock Cycle Encryption/Decryption Process On Request: 8, 4, 2, 1 Clock Cycle Encryption/Decryption Process One Key Register Triple Data Encryption Capability Fully Scan Testable up to 100%


    Original     		PDF 16-clock 32-bit 1351B 05/00/0M Triple DES embedded

    200B

    Abstract: AN583 PIC17C42
    Text: Implementing Data Encryption Standard Using PIC17C42 AN583 Implementation of the Data Encryption Standard Using PIC17C42 INTRODUCTION KEY SCHEDULE In January 1977, The United States government adopted a product cipher developed by IBM as its official encryption standard [1]. This algorithm, called the Data


    Original     		PDF PIC17C42 AN583 PIC17C42. 64-bit 56-bit 200B AN583 PIC17C42

    1705

    Abstract: No abstract text available
    Text: Features • • • • • • Bus-compatible with the ARM7TDMI Core 16-clock Cycle Encryption/Decryption Process On Request: 8, 4, 2, 1 Clock Cycle Encryption/Decryption Process One Key Register Triple Data Encryption Capability Fully Scan Testable up to 100%


    Original     		PDF 16-clock 32-bit 1351C 1705

    PA13-0

    Abstract: Triple DES
    Text: Features • • • • • • • Bus-compatible with the ARM7TDMI Core 16-clock Cycle Encryption/Decryption Process On Request: 8, 4, 2, 1 Clock Cycle Encryption/Decryption Process for Single DES Two Key Registers Optimized for Triple Data Encryption Capability


    Original     		PDF 16-clock 32-bit 05/00/0M PA13-0 Triple DES

    XC6200

    Abstract: XC6216 XC6264 XACT6000 xilinx XC6216
    Text: APPLICATION NOTE R DES Encryption and Decryption on the XC6216 XAPP 106 February 2, 1998 Version 1.0 Application Note by Ann Duncan Summary This note describes the design and implementation of DES (Data Encryption Standard) encryption/decryption using the XC6216


    Original     		PDF XC6216 XC6200 XC6200DS XC6200 XC6216 XC6264 XACT6000 xilinx XC6216

    PM8031

    Abstract: TACHYON pm8393
    Text: PM8031 Tachyon QE8e+ AM Quad-Channel 8 Gbps Fibre Channel Controller with Encryption at Full Line Rate 0: 15 Preliminary Product Brief Product Overview :2 The QE8e+ provides bi-directional encryption/decryption capabilities at a full 8 Gbps line rate with 400K unique Data Encryption


    Original     		PDF PM8031 PMC-2061613, PM8032 TACHYON pm8393

    EE core

    Abstract: No abstract text available
    Text: HammerCores by Altera White Paper Low-Speed Rijndael Encryption/Decryption Processors Introduction The Hammercores by Altera low-speed Rijndael encryption/decryption processors implement the Rijndael ® encryption or decryption algorithms, and are optimized for Altera FLEX 10KE and APEX 20K devices.


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: Jennic Encryption Tool JET User Guide JN-UG-3081 Revision 1.4 18 April 2013 Jennic Encryption Tool (JET) User Guide 2 NXP Laboratories UK 2013 JN-UG-3081 v1.4 Jennic Encryption Tool (JET) User Guide Contents About this Manual 5 Organisation Conventions


    Original     		PDF JN-UG-3081 JN-UG-3081 JN514x

    verilog code for des

    Abstract: verilog code for implementation of des inverse quick transformation 0123456789ABCDEF A28E91724C4BBA31
    Text: FIPS 46-3 Standard Compliant Encryption/Decryption performed in 48 cycles ECB mode DES3 Up to 168 bits of security Triple Data Encryption Standard Core Verilog IP Core The DES3 core implements the Triple Data Encryption Standard (DES3) documented in the U.S. Government publication FIPS 46-3.


    Original     		PDF

    verilog code for implementation of des

    Abstract: Data Encryption Standard DES
    Text: FIPS 46-3 Standard Compliant Encryption/Decryption performed in 48 cycles ECB mode DES3 Up to 168 bits of security Triple Data Encryption Standard Megafunction Verilog IP Megafunction The DES3 megafunction implements the Triple Data Encryption Standard (DES3) documented in the U.S. Government publication FIPS 46-3.


    Original     		PDF

    add round key for aes algorithm

    Abstract: galois field coding SMART ASIC 197 key expansion for aes algorithm 128-BITS AES 256 encryption 32 bit wireless ciphertext wireless encrypt "tape storage"
    Text: AES Encryption and CAST’s AES IP Cores Meredith Lucky, VP Sales, CAST, Inc. December, 2008 Introduction Governments, companies, and even individuals worldwide rely on encryption to protect confidential data for transmission, processing, and storage. The ideal encryption algorithm would provide unbreakable security with no significant


    Original     		PDF

    ipcore

    Abstract: decryption CRYPT rj-dc
    Text: D’CRYPT High Speed AES Encryption Cores Personalizing Your Security Summary D’Crypt’s AES core is a high-performance pipelined implementation of the AES Rijndael encryption algorithm. Optimized for PLD architectures, the core achieves in excess of 2.5Gbit/s encryption and


    Original     		PDF 128-bit 32-bit ipcore decryption CRYPT rj-dc

    CA20C03A

    Abstract: No abstract text available
    Text: CA20C03A DES ENCRYPTION PROCESSOR • The CA20C03A is an improved version of the DES encryption processor designed by Tundra Semiconductor Corporation. • Data transfer rates up to 3.85 Mbytes per second • Encrypt and decrypt using Data Encryption Standard DES adopted by the U.S. Department


    Original     		PDF CA20C03A CA20C03A 64-bit 56bit 68652074696D6520 666F7220616C6C20 0123456789ABCDEF 1234567890ABCDEF 4E6F772069732074

    la 4451

    Abstract: verilog code for implementation of des cycloneIII ep2c20 EP2C20-6
    Text: FIPS 46-3 Standard Compliant DES Data Encryption Standard Megafunction Encryption/Decryption performed in 16 cycles ECB mode 56 bits of security For use in FPGA or ASIC designs Verilog IP Megafunction Non Pipelined version Small gate count The DES megafunction implements the Data Encryption Standard (DES) documented in


    Original     		PDF 0x0123456789abcdef 0x4e6f772069732074 0x68652074696d6520 0x666f7220616c6c20 0x3fa40e8a984d4815 0x6a271787ab8883f9 0x893d51ec4b563b53 la 4451 verilog code for implementation of des cycloneIII ep2c20 EP2C20-6

    63B53

    Abstract: No abstract text available
    Text: cmm CA20C03A DES ENCRYPTION PROCESSOR High speed DES Encryption Processor is pin and function compatible with industry standard WD20C03A The Newbridge Microsystems CA20C03A DES Encryption Processor is designed to encrypt and decrypt 64-bit blocks of data using the algorithm specified in the Federal


    OCR Scan     		PDF CA20C03A WD20C03A CA20C03A 64-bit 64-bit 56-bit, decr0616C6C20 0123456789ABCDEF 63B53