Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    FG1152 Search Results

    SF Impression Pixel

    FG1152 Price and Stock

    Microchip Technology Inc AX2000-FG1152

    IC FPGA 684 I/O 1152FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey AX2000-FG1152 Tray 24
    • 1 -
    • 10 -
    • 100 $746.7125
    • 1000 $746.7125
    • 10000 $746.7125
    Buy Now

    Microchip Technology Inc AX2000-1FG1152

    IC FPGA 684 I/O 1152FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey AX2000-1FG1152 Tray 24
    • 1 -
    • 10 -
    • 100 $970.825
    • 1000 $970.825
    • 10000 $970.825
    Buy Now

    Microchip Technology Inc AX2000-2FG1152

    IC FPGA 684 I/O 1152FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey AX2000-2FG1152 Tray 24
    • 1 -
    • 10 -
    • 100 $1194.6875
    • 1000 $1194.6875
    • 10000 $1194.6875
    Buy Now

    Microchip Technology Inc AX2000-FG1152I

    IC FPGA 684 I/O 1152FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey AX2000-FG1152I Tray 24
    • 1 -
    • 10 -
    • 100 $970.825
    • 1000 $970.825
    • 10000 $970.825
    Buy Now

    AMD XC2VP40-7FFG1152C

    IC FPGA 692 I/O 1152FCBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2VP40-7FFG1152C Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    FG1152 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    renesas tcam

    Abstract: tcam renesas idt tcam Ayama 20000 cypress tcam Sahasra 50000 NSE sahasra Sahasra 50000 tcam tcam cypress
    Text: CYNSE20512 CYNSE20256 PRELIMINARY Ayama 20000 Network Search Engine Family Data Sheet Features — QDR-II up to 250 MHz, Burst-of-2 and Burst-of-4 — Convenient “Clamshellable” pinout for ease of board design • Fast search rates — Up to 266 million searches per second MSPS in


    Original
    CYNSE20512 CYNSE20256 72/144-bit 32/288-bit 576-bit 32-bit 166/200LVCMOS/200HSTL renesas tcam tcam renesas idt tcam Ayama 20000 cypress tcam Sahasra 50000 NSE sahasra Sahasra 50000 tcam tcam cypress PDF

    qfn 3x3 tray dimension

    Abstract: XCDAISY BFG95 XC5VLX330T-1FF1738I pcb footprint FS48, and FSG48 WS609 jedec so8 Wire bond gap XC3S400AN-4FG400I FFG676 XC4VLX25 cmos 668 fcbga
    Text: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.5 November 6, 2009 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    UG112 UG072, UG075, XAPP427, qfn 3x3 tray dimension XCDAISY BFG95 XC5VLX330T-1FF1738I pcb footprint FS48, and FSG48 WS609 jedec so8 Wire bond gap XC3S400AN-4FG400I FFG676 XC4VLX25 cmos 668 fcbga PDF

    Untitled

    Abstract: No abstract text available
    Text: v5.0 ProASICPLUS TM Flash Family FPGAs Features and Benefits • High Capacity High Performance Routing Hierarchy Commercial and Industrial • • • • • • • 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os


    Original
    PDF

    schematic diagram online UPS for high frequency

    Abstract: ag19
    Text: v3.3 ProASICPLUS TM Flash Family FPGAs Features and Benefits • • High Capacity I/O • • • • • 75,000 to 1 million System Gates 27k to 198kbits of Two-Port SRAM 66 to 712 User I/Os Reprogrammable Flash Technology • • • • 0.22µ 4LM Flash-based CMOS Process


    Original
    PDF

    APA750

    Abstract: GL25 4kx8 sram
    Text: v3 .4 PLUS ProASIC TM Flash Family FPGAs Features and Benefits • • High Capacity I/O • • • • • 75,000 to 1 million System Gates 27k to 198kbits of Two-Port SRAM 66 to 712 User I/Os Reprogrammable Flash Technology • • • • 0.22µ 4LM Flash-based CMOS Process


    Original
    PDF

    RAM256X9SST

    Abstract: ProASICPLUS Flash Family FPGAs v5.0
    Text: v5.0 ProASICPLUS TM Flash Family FPGAs Features and Benefits • High Capacity High Performance Routing Hierarchy Commercial and Industrial • • • • • • • 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os


    Original
    APA075, APA150, APA300 RAM256X9SST ProASICPLUS Flash Family FPGAs v5.0 PDF

    APA075

    Abstract: No abstract text available
    Text: v4.1 ProASICPLUS TM Flash Family FPGAs Features and Benefits High Capacity Commercial and Industrial • • • 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os Military and Mil-Std 883B • • • 300, 000 to 1 million System Gates


    Original
    APA075, APA150, APA300 APA075 PDF

    1kx8 static ram

    Abstract: No abstract text available
    Text: v5.1 ProASICPLUS ® Flash Family FPGAs Features and Benefits High Performance Routing Hierarchy • • • • High Capacity Commercial and Industrial • • • I/O 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os


    Original
    32-Bit APA075, APA150, APA300 1kx8 static ram PDF

    OB25LPLL

    Abstract: diagram LG 21 fs 4 bg model circuits MIL-STD-8831 RAM256X9AA APA075
    Text: v5.5 ProASICPLUS ® Flash Family FPGAs Features and Benefits High Performance Routing Hierarchy • • • • High Capacity Commercial and Industrial • • • I/O 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os


    Original
    32-Bit APA075, APA150, APA300 OB25LPLL diagram LG 21 fs 4 bg model circuits MIL-STD-8831 RAM256X9AA APA075 PDF

    Untitled

    Abstract: No abstract text available
    Text: v3.5 ProASICPLUS TM Flash Family FPGAs Features and Benefits • • High Capacity I/O • • • • • 75,000 to 1 Million System Gates 27k to 198kbits of Two-Port SRAM 66 to 712 User I/Os Reprogrammable Flash Technology • • • • 0.22µ 4LM Flash-Based CMOS Process


    Original
    198kbits PDF

    Untitled

    Abstract: No abstract text available
    Text: v2 .1  Axcelerator Family FPGAs u e Leading-Edge Performance • • • • – 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded FIFOs 700Mb/s LVDS Capable I/Os Specifications • • • • • Up to 2 Million Equivalent System Gates


    Original
    700Mb/s 295kbits PDF

    Untitled

    Abstract: No abstract text available
    Text: v2.6 Axcelerator Family FPGAs u e Leading-Edge Performance • • • • – 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded FIFOs 700 Mb/s LVDS Capable I/Os Specifications • • • • • Up to 2 Million Equivalent System Gates


    Original
    PDF

    Untitled

    Abstract: No abstract text available
    Text: v2.0  ProASICPLUS Flash Family FPGAs F ea t u re s an d B e n e fi t s • 100% Routability and Utilization H ig h C a p ac it y I/O • 75,000 to 1 million System Gates • 27k to 198kbits of Two-Port SRAM • 66 to 712 User I/Os Re pr og ra mm a b le Fl as h T ec h no lo g y


    Original
    198kbits PDF

    FBGA-484

    Abstract: FBGA1152 FBGA896 FBGA676 Actel PQFP208 Actel APA075 import 500k PQFP208 FBGA256 APA150 -TQ1001 datasheet
    Text: Application Note AC300 ProASIC to ProASICPLUS® Design Migration Introduction The ProASICPLUS family of FPGAs with FlashLock® combines the advantages of ASICs with the benefits of programmable devices through nonvolatile Flash technology. This enables engineers to create highdensity systems using existing ASIC or FPGA design flows and tools. In addition, the ProASICPLUS family


    Original
    AC300 FBGA-484 FBGA1152 FBGA896 FBGA676 Actel PQFP208 Actel APA075 import 500k PQFP208 FBGA256 APA150 -TQ1001 datasheet PDF

    APA600-PQ208M

    Abstract: FBGA-484 datasheet APA075 APA1000 APA150 APA300 APA450 APA750 APA150-TQ100 RPE 113
    Text: v5.8 ProASICPLUS ® Flash Family FPGAs Features and Benefits High Performance Routing Hierarchy • • • • High Capacity Commercial and Industrial • • • I/O 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os


    Original
    PDF

    ACTEL CCGA 1152 mechanical

    Abstract: AX125 AX2000 CQ208 CQ256 CS180 FG256 PQ208 Trd16 Axcelerator Family FPGAs
    Text: v2.8 Axcelerator Family FPGAs u e Leading-Edge Performance • • • • – 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded FIFOs 700 Mb/s LVDS Capable I/Os Specifications • • • • • Up to 2 Million Equivalent System Gates


    Original
    PDF

    ACTEL CCGA 1152 mechanical

    Abstract: CS180 antifuse AX125 AX2000 CQ208 CQ256 FG256 PQ208 ACTEL CCGA 624 mechanical
    Text: v2.8 Axcelerator Family FPGAs u e Leading-Edge Performance • • • • – 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded FIFOs 700 Mb/s LVDS Capable I/Os Specifications • • • • • Up to 2 Million Equivalent System Gates


    Original
    PDF

    dunlop s 708

    Abstract: PTI 30 040 ga AX125 AX2000 CS180 FG256 FG324 FG484 PQ208 M33 thermal fuse
    Text: Advanced v1.5  Axcelerator Family FPGAs Le adi n g- E dg e P e rfo r ma nc e • • • • – Voltage-Referenced I/O Standards: GTL+, HSTL Class 1, SSTL2 Class 1 and 2, SSTL3 Class 1 and 2 – Registered I/Os with 64-bit Deep FIFO on Each Pin "PerPin FIFO"


    Original
    64-bit 608-bit dunlop s 708 PTI 30 040 ga AX125 AX2000 CS180 FG256 FG324 FG484 PQ208 M33 thermal fuse PDF

    APA1000

    Abstract: actel PLL schematic AD 149 AE9 APA075 APA150 APA300 APA450 APA750 624 CCGA ACTEL proASIC PLUS APA450
    Text: v5.5 ProASICPLUS ® Flash Family FPGAs Features and Benefits High Performance Routing Hierarchy • • • • High Capacity Commercial and Industrial • • • I/O 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os


    Original
    PDF

    xilinx topside marking

    Abstract: xilinx part marking pcb footprint FS48, and FSG48 smd code v36 CF1752 reballing recommended layout CSG324 BGA reflow guide XC2VP7 reflow profile SMD MARKING CODE C1G
    Text: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.6 September 22, 2010 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    UG112 UG072, UG075, XAPP427, xilinx topside marking xilinx part marking pcb footprint FS48, and FSG48 smd code v36 CF1752 reballing recommended layout CSG324 BGA reflow guide XC2VP7 reflow profile SMD MARKING CODE C1G PDF

    ACTEL CCGA 1152 mechanical

    Abstract: lga 4x4 footprint AX125 AX2000 CQ208 CS180 FG256 PQ208 624-Pin tx 434
    Text: v2.7 Axcelerator Family FPGAs u e Leading-Edge Performance • • • • – 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded FIFOs 700 Mb/s LVDS Capable I/Os Specifications • • • • • Up to 2 Million Equivalent System Gates


    Original
    PDF

    xilinx part marking

    Abstract: xilinx topside marking UG112 qfn 3x3 tray dimension FGG484 HQG160 reballing top marking 957 so8 FF1148 fcBGA PACKAGE thermal resistance
    Text: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.2 March 17, 2009 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    UG112 UG072, UG075, XAPP427, xilinx part marking xilinx topside marking UG112 qfn 3x3 tray dimension FGG484 HQG160 reballing top marking 957 so8 FF1148 fcBGA PACKAGE thermal resistance PDF

    serial-in serial-out parallel-in

    Abstract: schematic diagram online UPS RAM256X9AA ProASICPLUS Flash Family FPGAs v3.5
    Text: v3.5 ProASICPLUS TM Flash Family FPGAs Features and Benefits • • High Capacity I/O • • • • • 75,000 to 1 Million System Gates 27k to 198kbits of Two-Port SRAM 66 to 712 User I/Os Reprogrammable Flash Technology • • • • 0.22µ 4LM Flash-Based CMOS Process


    Original
    APA075, APA150, APA300 serial-in serial-out parallel-in schematic diagram online UPS RAM256X9AA ProASICPLUS Flash Family FPGAs v3.5 PDF

    gl324

    Abstract: 180 nm CMOS standard cell library AMI 198kB ProASICPLUS Flash Family FPGAs v3.2 APA075
    Text: v3.2 TM ProASICPLUS Flash Family FPGAs F ea t u re s an d B e n e fi t s • 100% Routability and Utilization H ig h C a p ac it y I/O • 75,000 to 1 million System Gates • 27k to 198kbits of Two-Port SRAM • 66 to 712 User I/Os Re pr og ra mm a b le Fl as h T ec h no lo g y


    Original
    198kbits gl324 180 nm CMOS standard cell library AMI 198kB ProASICPLUS Flash Family FPGAs v3.2 APA075 PDF