master slave jk flip flop
Abstract: EL35 MC10EP35 MC10EP35D MC10EP35DR2
Text: MC10EP35 JK Flip Flop The MC10EP35 is a higher speed/low voltage version of the EL35 JK flip flop. The J/K data enters the master portion of the flip flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The reset pin is
|
Original
|
PDF
|
MC10EP35
MC10EP35
300ps
r14153
MC10EP35/D
master slave jk flip flop
EL35
MC10EP35D
MC10EP35DR2
|
MC100EP35
Abstract: No abstract text available
Text: MC10EP35, MC100EP35 3.3V / 5VĄECL JK Flip Flop The MC10/100EP35 is a higher speed/low voltage version of the EL35 JK flip flop. The J/K data enters the master portion of the flip flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The reset pin is
|
Original
|
PDF
|
MC10EP35,
MC100EP35
MC10/100EP35
r14525
MC10EP35/D
MC100EP35
|
EP29
Abstract: MC100EP29 MC10EP29 QFN-20 TSSOP-20 TSSOP20 FOOTPRINT
Text: MC10EP29, MC100EP29 3.3V / 5V ECL Dual Differential Data and Clock D Flip-Flop With Set and Reset http://onsemi.com Description The MC10/100EP29 is a dual master-slave flip-flop. The device features fully differential Data and Clock inputs as well as outputs.
|
Original
|
PDF
|
MC10EP29,
MC100EP29
MC10/100EP29
MC10/100EL29.
MC10EP29/D
EP29
MC100EP29
MC10EP29
QFN-20
TSSOP-20
TSSOP20 FOOTPRINT
|
QFN-20
Abstract: EP29 MC100EP29 MC10EP29 TSSOP-20
Text: MC10EP29, MC100EP29 3.3V / 5V ECL Dual Differential Data and Clock D Flip-Flop With Set and Reset http://onsemi.com Description The MC10/100EP29 is a dual master-slave flip-flop. The device features fully differential Data and Clock inputs as well as outputs.
|
Original
|
PDF
|
MC10EP29,
MC100EP29
MC10/100EP29
MC10/100EL29.
MC10EP29/D
QFN-20
EP29
MC100EP29
MC10EP29
TSSOP-20
|
HEP51
Abstract: KEP51 MC100 MC100EP51 MC10EP51 HEP-51
Text: MC10EP51, MC100EP51 Product Preview D Flip Flop with Set and Reset The MC10/100EP51 is a differential clock D flip-flop with reset. The device is functionally equivalent to the EL51 and LVEL51 devices. The reset input is an asynchronous, level triggered signal. Data
|
Original
|
PDF
|
MC10EP51,
MC100EP51
MC10/100EP51
LVEL51
r14525
MC10EP51/D
HEP51
KEP51
MC100
MC100EP51
MC10EP51
HEP-51
|
Untitled
Abstract: No abstract text available
Text: MC10EP131 Product Preview Quad D Flip Flop with Set, Reset and Differential Clock http://onsemi.com The MC10EP131 is a Quad Master–slaved D flip flop with common set and separate resets. The device is an expansion of the E131 with differential common clock and individual clock enables. With AC
|
Original
|
PDF
|
MC10EP131
MC10EP131
EP131
r14525
MC10EP131/D
|
Untitled
Abstract: No abstract text available
Text: MC10EP131, MC100EP131 3.3V / 5VĄECL Quad D Flip Flop with Set, Reset, and Differential Clock The MC10/100EP131 is a Quad Master–slaved D flip flop with common set and separate resets. The device is an expansion of the E131 with differential common clock and individual clock enables.
|
Original
|
PDF
|
MC10EP131,
MC100EP131
MC10/100EP131
EP131
r14525
MC10EP131/D
|
HEP31
Abstract: MC10EP31 MC10EP31D MC10EP31DR2 LVEL31
Text: MC10EP31 D Flip Flop with Set and Reset The MC10EP31 is a D flip flop with set and reset. The device is pin and functionally equivalent to the EL31 and LVEL31 devices. With AC performance much faster than the EL31 and LVEL31 devices, the EP31 is ideal for applications requiring the fastest AC performance
|
Original
|
PDF
|
MC10EP31
MC10EP31
LVEL31
275ps
r14525
MC10EP31/D
HEP31
MC10EP31D
MC10EP31DR2
|
MC10EP31
Abstract: No abstract text available
Text: MC10EP31 D Flip Flop with Set and Reset The MC10EP31 is a D flip flop with set and reset. The device is pin and functionally equivalent to the EL31 and LVEL31 devices. With AC performance much faster than the EL31 and LVEL31 devices, the EP31 is ideal for applications requiring the fastest AC performance
|
Original
|
PDF
|
MC10EP31
LVEL31
300ps
r14153
MC10EP31/D
|
KEP52
Abstract: HEP52 MC100EP52 bd 3055 MC10EP52 100EP52
Text: MC10EP52, MC100EP52 3.3V / 5VĄECL Differential Data and Clock D Flip-Flop The MC10EP/100EP52 is a differential data, differential clock D flip–flop. The device is pin and functionally equivalent to the EL52 device. Data enters the master portion of the flip–flop when the clock is
|
Original
|
PDF
|
MC10EP52,
MC100EP52
MC10EP/100EP52
r14525
MC10EP52/D
KEP52
HEP52
MC100EP52
bd 3055
MC10EP52
100EP52
|
MC100EP35
Abstract: No abstract text available
Text: MC10EP35, MC100EP35 3.3V / 5V ECL JK Flip-Flop Description The MC10/100EP35 is a higher speed/low voltage version of the EL35 JK flip−flop. The J/K data enters the master portion of the flip−flop when the clock is LOW and is transferred to the slave, and
|
Original
|
PDF
|
MC10EP35,
MC100EP35
MC10/100EP35
HEP35
MC10EP35/D
MC100EP35
|
MC100EP52
Abstract: ECL D flip flop HEP52 248C2 KEP52 MC100 MC10EP52 g330
Text: MC10EP52, MC100EP52 3.3V / 5V ECL Differential Data and Clock D Flip-Flop Description The MC10EP/100EP52 is a differential data, differential clock D flip−flop. The device is pin and functionally equivalent to the EL52 device. Data enters the master portion of the flip−flop when the clock is
|
Original
|
PDF
|
MC10EP52,
MC100EP52
MC10EP/100EP52
MC10EP52/D
MC100EP52
ECL D flip flop
HEP52
248C2
KEP52
MC100
MC10EP52
g330
|
HEP52
Abstract: MC100EP52 hep52 transistor
Text: MC10EP52, MC100EP52 3.3V / 5V ECL Differential Data and Clock D Flip-Flop Description The MC10EP/100EP52 is a differential data, differential clock D flip−flop. The device is pin and functionally equivalent to the EL52 device. Data enters the master portion of the flip−flop when the clock is
|
Original
|
PDF
|
MC10EP52,
MC100EP52
MC10EP/100EP52
MC10EP52/D
HEP52
MC100EP52
hep52 transistor
|
master slave jk flip flop
Abstract: DFN8 J 3305 MC100EP35 code KP35 MC10EP35 EL35 HP35 KP35
Text: MC10EP35, MC100EP35 3.3V / 5V ECL JK Flip-Flop Description The MC10/100EP35 is a higher speed/low voltage version of the EL35 JK flip−flop. The J/K data enters the master portion of the flip−flop when the clock is LOW and is transferred to the slave, and
|
Original
|
PDF
|
MC10EP35,
MC100EP35
MC10/100EP35
HEP35
MC10EP35/D
master slave jk flip flop
DFN8
J 3305
MC100EP35
code KP35
MC10EP35
EL35
HP35
KP35
|
|
Untitled
Abstract: No abstract text available
Text: MC10EP29, MC100EP29 3.3V / 5V ECL Dual Differential Data and Clock D Flip-Flop With Set and Reset http://onsemi.com Description The MC10/100EP29 is a dual master−slave flip−flop. The device features fully differential Data and Clock inputs as well as outputs.
|
Original
|
PDF
|
MC10EP29,
MC100EP29
MC10/100EP29
MC10/100EL29.
MC10EP29/D
|
Untitled
Abstract: No abstract text available
Text: MC10EP29, MC100EP29 3.3V / 5V ECL Dual Differential Data and Clock D Flip-Flop With Set and Reset http://onsemi.com Description The MC10/100EP29 is a dual master−slave flip−flop. The device features fully differential Data and Clock inputs as well as outputs.
|
Original
|
PDF
|
MC10EP29,
MC100EP29
MC10/100EP29
MC10/100EL29.
MC10EP29/D
|
HEP51
Abstract: KEP51 MC100EP51 MC10EP51 LVEL51
Text: MC10EP51, MC100EP51 3.3V / 5VĄECL D Flip-Flop with Reset and Differential Clock The MC10/100EP51 is a differential clock D flip–flop with reset. The device is functionally equivalent to the EL51 and LVEL51 devices. The reset input is an asynchronous, level triggered signal. Data
|
Original
|
PDF
|
MC10EP51,
MC100EP51
MC10/100EP51
LVEL51
r14525
MC10EP51/D
HEP51
KEP51
MC100EP51
MC10EP51
LVEL51
|
KEP31
Abstract: HEP31 MC100EP31 MC10EP31 HEP3 100EP31
Text: MC10EP31, MC100EP31 3.3V / 5VĄECL D Flip-Flop with Set and Reset The MC10/100EP31 is a D flip–flop with set and reset. The device is pin and functionally equivalent to the EL31 and LVEL31 devices. With AC performance much faster than the EL31 and LVEL31
|
Original
|
PDF
|
MC10EP31,
MC100EP31
MC10/100EP31
LVEL31
LVEL31
r14525
MC10EP31/D
KEP31
HEP31
MC100EP31
MC10EP31
HEP3
100EP31
|
Toggle flip flop IC
Abstract: flip flop 945 flip flop j k
Text: MOTOROLA Order this document by MC10EP35/D SEMICONDUCTOR TECHNICAL DATA Product Preview MC10EP35 «IK Flip Flop The M C10EP35 is a higher speed/low voltage version of the EL35 JK flip flop. The J/K data enters the master portion of the flip flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a
|
OCR Scan
|
PDF
|
MC10EP35/D
C10EP35
300ps
MC10EP35
Toggle flip flop IC
flip flop 945
flip flop j k
|
rtl micrologic 900
Abstract: fairchild 946 HALF ADDER fairchild rtl DTL Fairchild 946 DTL Fairchild 930 Fairchild 958 counter rtl decade counter RTL DTL logic 937 fairchild
Text: FAIRCHILD DIGITAL RTL/CTL DEVICE NO. Logic/Connection Diagram Package s Buffer F8 3F.5B 14 913 D Flip-Flop F6 3F.5B Counter Adapter F18 3F.5B 15 914 Dual 2-NOR F13 3F.5B 3 902 Flip-Flop F19 3F,5B 16 915 Dual 3-NOR F14 3F.5F 4 903 3-Input NOR F9 3F,5B 17 921
|
OCR Scan
|
PDF
|
Flip-Flop12
rtl micrologic 900
fairchild 946
HALF ADDER
fairchild rtl
DTL Fairchild 946
DTL Fairchild 930
Fairchild 958 counter
rtl decade counter
RTL DTL logic
937 fairchild
|
fairchild rtl
Abstract: 930 dtl DTL Fairchild 930 HALF ADDER fairchild 944 DTL Fairchild 945 944 dtl rtl micrologic DTL Logic nor gate Dtl 937
Text: FAIRCHILD DIGITAL RTL/CTL DEVICE NO. Logic/Connection Diagram Package s Buffer F8 3F.5B 14 913 D Flip-Flop F6 3F.5B Counter Adapter F18 3F.5B 15 914 Dual 2-NOR F13 3F.5B 3 902 Flip-Flop F19 3F,5B 16 915 Dual 3-NOR F14 3F.5F 4 903 3-Input NOR F9 3F,5B 17 921
|
OCR Scan
|
PDF
|
|
HALF ADDER
Abstract: rtl micrologic 900 fairchild rtl Fairchild DTL 936 rtl nand gate 926 rtl micrologic fairchild micrologic 960 rtl inverter 4 bit binary half adder
Text: FAIRCHILD DIGITAL RTL/CTL DEVICE NO. Logic/Connection Diagram Package s Buffer F8 3F.5B 14 913 D Flip-Flop F6 3F.5B Counter Adapter F18 3F.5B 15 914 Dual 2-NOR F13 3F.5B 3 902 Flip-Flop F19 3F,5B 16 915 Dual 3-NOR F14 3F.5F 4 903 3-Input NOR F9 3F,5B 17 921
|
OCR Scan
|
PDF
|
|
fairchild 946
Abstract: 930 dtl fairchild rtl DTL Fairchild 930 rtl micrologic 900 dtl 930 Fairchild 936 DTL Fairchild rtl micrologic fairchild 932
Text: FAIRCHILD DIGITAL RTL/CTL DEVICE NO. Logic/Connection Diagram Package s Buffer F8 3F.5B 14 913 D Flip-Flop F6 3F.5B Counter Adapter F18 3F.5B 15 914 Dual 2-NOR F13 3F.5B 3 902 Flip-Flop F19 3F,5B 16 915 Dual 3-NOR F14 3F.5F 4 903 3-Input NOR F9 3F,5B 17 921
|
OCR Scan
|
PDF
|
Flip-Flop01CCB
03004BCB
03004CCB
03005BCB
03005CCB
30001BAC
30001CAC
30003BAB
30003BAC
30003CAB
fairchild 946
930 dtl
fairchild rtl
DTL Fairchild 930
rtl micrologic 900
dtl 930
Fairchild 936
DTL Fairchild
rtl micrologic
fairchild 932
|
fairchild 946
Abstract: DTL Fairchild 946 946 dtl DTL Fairchild 930 Fairchild 958 counter Fairchild DTL 936 JM38510 Fairchild 937 fairchild fairchild 937 DTL Fairchild 945
Text: FAIRCHILD DIGITAL RTL/CTL DEVICE NO. Logic/Connection Diagram Package s Buffer F8 3F.5B 14 913 D Flip-Flop F6 3F.5B Counter Adapter F18 3F.5B 15 914 Dual 2-NOR F13 3F.5B 3 902 Flip-Flop F19 3F,5B 16 915 Dual 3-NOR F14 3F.5F 4 903 3-Input NOR F9 3F,5B 17 921
|
OCR Scan
|
PDF
|
|