1D10
Abstract: HD74ALVCH16821 Hitachi DSA003731
Text: HD74ALVCH16821 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs ADE-205-171B Z 3rd. Edition December 1999 Description The HD74ALVCH16821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides
|
Original
|
HD74ALVCH16821
20-bit
ADE-205-171B
HD74ALVCH16821
10-bit
1D10
Hitachi DSA003731
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HD74ALVCH16821 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs HITACHI ADE-205-171A Z 2nd. Edition September 1997 Description The HD74ALVCH16821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides
|
OCR Scan
|
HD74ALVCH16821
20-bit
ADE-205-171A
HD74ALVCH16821
10-bit
interfa2000
D-85622
|
PDF
|
Hitachi DSA0095
Abstract: 1D10 HD74ALVCH162821
Text: HD74ALVCH162821 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs ADE-205-186A Z 2nd. Edition September 1997 Description The HD74ALVCH162821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides
|
Original
|
HD74ALVCH162821
20-bit
ADE-205-186A
HD74ALVCH162821
10-bit
Hitachi DSA0095
1D10
|
PDF
|
Hitachi DSA00164
Abstract: No abstract text available
Text: HD74ALVCH16821 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs ADE-205-171A Z 2nd. Edition September 1997 Description The HD74ALVCH16821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides
|
Original
|
HD74ALVCH16821
20-bit
ADE-205-171A
HD74ALVCH16821
10-bit
D-85622
Hitachi DSA00164
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HD74ALVCH162821 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs HITACHI ADE-205-186A Z 2nd. Edition September 1997 Description The HD74ALVCH162821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides
|
OCR Scan
|
HD74ALVCH162821
20-bit
ADE-205-186A
HD74ALVCH162821
10-bit
HD74AL
CH162821
TTP-56D
|
PDF
|
FAIRCHILD MM74HC
Abstract: 74HC MM54HC MM54HC174 MM74HC MM74HC174
Text: MM74HC174 Hex D Flip-Flops with Clear General Description These edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flip-flops. They possess high noise immunity, low power, and speeds comparable to low power Schottky TTL circuits. This device contains 6 master-slave flip-flops with a common clock and
|
Original
|
MM74HC174
MM54HC174/MM74HC174
54LS174/74LS174.
FAIRCHILD MM74HC
74HC
MM54HC
MM54HC174
MM74HC
MM74HC174
|
PDF
|
Hitachi DSA002744
Abstract: No abstract text available
Text: HD74ALVCH162821 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs ADE-205-186A Z 2nd. Edition September 1997 Description The HD74ALVCH162821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides
|
Original
|
HD74ALVCH162821
20-bit
ADE-205-186A
HD74ALVCH162821
10-bit
D-85622
Hitachi DSA002744
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HD74ALVCH162821 3,3-V 20-bit Bus Interface Flip Flops with 3-state Outputs HITACHI ADE-205-186A Z 2nd. Edition September 1997 Description The HD74ALVCH162821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides
|
OCR Scan
|
HD74ALVCH162821
20-bit
ADE-205-186A
HD74ALVCH162821
10-bit
D-85622
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HD74ALVCH162821 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs HITACHI ADE-205-186 Z Preliminary 1st. Edition December 1996 Description The HD74ALVCH162821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. On the positive transition of the clock (CLK) input, the device
|
OCR Scan
|
HD74ALVCH162821
20-bit
ADE-205-186
HD74ALVCH162821
10-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HD74ALVCH16821 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs HITACHI ADE-205-171 Z Preliminary, 1st. Edition January 1997 Description The HD74ALVCH16821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides
|
OCR Scan
|
HD74ALVCH16821
20-bit
ADE-205-171
HD74ALVCH16821
10-bit
CH16821
TTP-56D
|
PDF
|
74LS273
Abstract: No abstract text available
Text: Sjgnetìcs 74LS273, S273 Flip-Flops Octal D Flip-Flops Product Specification Logic Products FEATURES TYPE • Ideal buffer for MOS microprocessor or memory • Eight edge-triggered D flip-flops • High speed Schottky version available • Buffered common clock
|
OCR Scan
|
74LS273,
20-pin
74LS273
74S273
40MHz
95MHz
109mA
1N916,
1N3064,
500ns
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MM54HC174/MM74HC174 Hex D Flip-Flops with Clear General Description Features These edge triggered flip-flops utilize advanced silicon-gate CMOS technology to Implement D-type flip-flops. They pos sess high noise Immunity, low power, and speeds compara
|
OCR Scan
|
MM54HC174/MM74HC174
MM54HC174/MM74HC174
54LS17
|
PDF
|
54175
Abstract: D313F
Text: Signetics 54175, 54LS175 Flip-Flops Quad D Flip-Flops Military Logic Products FEATURES • Four edge-triggered D flip-flops • Three speed-power ranges available • Buffered common clock • Buffered, asynchronous Master Reset DESCRIPTION The 54175 and 54LS175 are quad,
|
OCR Scan
|
54LS175
16-Pin
54175/BEA
54LS175/BEA
54175/BFA
54LS175/BFA
54LS175/B2A
54175
D313F
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HD74ALVCH162820 3.3-V 10-bit Flip Flops with Dual Outputs and 3-state Outputs HITACHI ADE-205-185 Z Preliminary 1st. Edition December 1996 Description The HD74ALVCH162820 flip flops are edge triggered D-type flip flops. On the positive transition of the
|
OCR Scan
|
HD74ALVCH162820
10-bit
ADE-205-185
HD74ALVCH162820
|
PDF
|
|
|
54175
Abstract: 54174DMQB 54174FMQB DM54174J DM54174W DM74174 DM74174N DM74175 J16A N16E
Text: EM ICONDUCTQ R t DM74174, DM74175 Hex/Quad D Flip-Flops with Clear 175 contains fo u r flip-flops w ith double-rail outputs General Description These positive-edge triggered flip-flops utilize T T L circuitry to im plem ent D -type flip-flop logic. All have a direct clear input,
|
OCR Scan
|
DM74174,
DM74175
54175
54174DMQB
54174FMQB
DM54174J
DM54174W
DM74174
DM74174N
DM74175
J16A
N16E
|
PDF
|
Untitled
Abstract: No abstract text available
Text: GD54/74LS73A DUAL NEGATIVE EDGE-TRIGGERED MASTER-SALVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS Description Pin Configuration This device contains two independent negativeedge-triggered J-K flip-flops with complementary out puts. The J and K data is processed by the flip-flops
|
OCR Scan
|
GD54/74LS73A
|
PDF
|
74175n
Abstract: 74174N 54175 54174J
Text: EM ICONDUCTQ R t DM74174, DM74175 Hex/Quad D Flip-Flops with Clear • 175 contains fo u r flip-flops w ith double-rail outputs General Description These positive-edge triggered flip-flops utilize T T L circuitry to im plem ent D -type flip-flop logic. All have a direct clear input,
|
OCR Scan
|
DM74174,
DM74175
74175n
74174N
54175
54174J
|
PDF
|
5473DMQB
Abstract: 5473 DM5473J DM7473 DM7473N 5473FMQB DM5473W J14A N14A W14B
Text: 5473 DM5473 DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs General Description This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs The J and K data is processed by the flip-flops after a complete clock
|
Original
|
DM5473
DM7473
5473DMQB
5473
DM5473J
DM7473
DM7473N
5473FMQB
DM5473W
J14A
N14A
W14B
|
PDF
|
DM74S74
Abstract: DM74S74M DM74S74N M14A MS-001 N14A
Text: Revised April 2000 DM74S74 Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear, and Complementary Outputs General Description This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the
|
Original
|
DM74S74
DM74S74
DM74S74M
DM74S74N
M14A
MS-001
N14A
|
PDF
|
DM74LS74A
Abstract: DM74LS74AM DM74LS74AN DM74LS85ASJ M14A M14D MS-001 N14A DSA0010771
Text: Revised March 2000 DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the
|
Original
|
DM74LS74A
DM74LS74A
DM74LS74AM
DM74LS74AN
DM74LS85ASJ
M14A
M14D
MS-001
N14A
DSA0010771
|
PDF
|
DM7474
Abstract: DM7474M DM7474N M14A MS-001 N14A
Text: Revised February 2000 DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D-type flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on
|
Original
|
DM7474
DM7474
DM7474M
DM7474N
M14A
MS-001
N14A
|
PDF
|
DM7474
Abstract: DM7474M DM7474N M14A MS-001 N14A
Text: Revised July 2001 DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D-type flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on
|
Original
|
DM7474
DM7474
DM7474M
DM7474N
M14A
MS-001
N14A
|
PDF
|
"J-K Flip flops"
Abstract: "J-K Flip flops" datasheet DM7473 DM7473N MS-001 N14A
Text: Revised February 2000 DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs General Description This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops after a complete clock
|
Original
|
DM7473
"J-K Flip flops"
"J-K Flip flops" datasheet
DM7473
DM7473N
MS-001
N14A
|
PDF
|
"J-K Flip flops" datasheet
Abstract: DM7473N DM7473 MS-001 N14A
Text: Revised July 2001 DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs General Description This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops after a complete clock
|
Original
|
DM7473
"J-K Flip flops" datasheet
DM7473N
DM7473
MS-001
N14A
|
PDF
|
