d07-15
Abstract: DV6000 Top Octave Synthesizer HTQFP100 TZA3017HW fibre optic transmitter D07 15 D00Q31 top octave generator D07-15 46
Text: INTEGRATED CIRCUITS DATA SHEET TZA3017HW 30 Mbits/s up to 3.2 Gbits/s A-rate fibre optic transmitter Product specification Supersedes data of 2002 Jan 16 2003 May 14 Philips Semiconductors Product specification 30 Mbits/s up to 3.2 Gbits/s A-rate fibre optic transmitter
|
Original
|
TZA3017HW
STM16/OC48
1250ail
SCA75
403510/02/pp52
d07-15
DV6000
Top Octave Synthesizer
HTQFP100
TZA3017HW
fibre optic transmitter
D07 15
D00Q31
top octave generator
D07-15 46
|
PDF
|
frequency division multiplexing circuit diagram a
Abstract: frequency division multiplexing circuit diagram time division multiplexing circuit diagram DTS decoder MC74VHC4051
Text: AND8052/D High-Performance CMOS Analog Switches Prepared by: Fred Zlotnick Logic Applications Engineering http://onsemi.com APPLICATION NOTE Ideal for Wireless, Analog or Digital ON Semiconductor’s new high–performance portfolio can be utilized in many diverse, applications and markets,
|
Original
|
AND8052/D
MC74LVX4066,
MC74LVXT4066,
M7CVHC1G66
1GT66;
VHC4053
MC74VHC1G66
MC74VHC1GT66.
MC74VHC1G66.
frequency division multiplexing circuit diagram a
frequency division multiplexing circuit diagram
time division multiplexing circuit diagram
DTS decoder
MC74VHC4051
|
PDF
|
verilog code of 8 bit comparator
Abstract: vhdl code for complex multiplication and addition led clock circuit diagram parallel to serial conversion vhdl CONVERT E1 USES vhdl vhdl code for demultiplexer 16 to 1 using 4 to 1 frequency multiplier in Mhz parallel to serial conversion vhdl from lvds pulse width measure counter delay clock schematic diagram motor control
Text: May 1999, ver. 1.0 Introduction Using the ClockLock & ClockBoost Features in APEX Devices Application Note 115 APEXTM 20K devices have the ClockLockTM and ClockBoostTM features, which use PLLs to increase performance and provide clock-frequency synthesis. The ClockLock feature minimizes clock delay and clock skew
|
Original
|
|
PDF
|
frequency division multiplexing circuit diagram a
Abstract: MC74VHC4051 VHC4053 MC74LVX4066 MC74LVXT4066 MC74VHC1G66 MC74VHC1GT66 frequency division multiplexing circuit diagram dts decoder M7CVHC1G66
Text: AND8052/D High-Performance CMOS Analog Switches Prepared by: Fred Zlotnick Logic Applications Engineering http://onsemi.com APPLICATION NOTE Ideal for Wireless, Analog or Digital ON Semiconductor’s new high–performance portfolio can be utilized in many diverse, applications and markets,
|
Original
|
AND8052/D
r14525
frequency division multiplexing circuit diagram a
MC74VHC4051
VHC4053
MC74LVX4066
MC74LVXT4066
MC74VHC1G66
MC74VHC1GT66
frequency division multiplexing circuit diagram
dts decoder
M7CVHC1G66
|
PDF
|
dfb laser 1550 dwdm
Abstract: No abstract text available
Text: DATA SHEET| OCTOBER 25, 2004 1751A 1550 nm DWDM DFB Laser Module The 1751 laser module is a Dense Wavelength-Division Multiplexing DWDM laser for analog applications. It features a distributed feedback chip that has been designed specifically for Radio Frequency (RF)
|
Original
|
|
PDF
|
VCF050
Abstract: jds uniphase vcf Tunable Optical Filter 50 GHz vcf100 70 GHz tunable ASE filter VCF50100 optical tunable filter
Text: AGILE OPTICAL COMPONENTS Voltage-Controlled Optical Filters VCF Series Key Features • 50 and 100 GHz tunable filters for C or L band • High adjacent and non-adjacent channel rejection • Good wavelength setting accuracy • Low insertion loss • Low chromatic dispersion
|
Original
|
VCF50100
498-JDSU
5378-JDSU
VCF050
jds uniphase vcf
Tunable Optical Filter 50 GHz
vcf100
70 GHz
tunable ASE filter
optical tunable filter
|
PDF
|
CDB8421
Abstract: CS8421 CS8421-CNZ CS8421-CNZR CS8421-CZZ CS8421-CZZR CS8421-DZZ CS8421-DZZR
Text: CS8421 32-bit, 192 kHz Asynchronous Sample Rate Converter z Flexible 3-Wire Serial Digital Audio Input and Features z 175 dB Dynamic Range z –140 dB THD+N z No Programming Required z No External Master Clock Required z Supports Sample Rates up to 211 kHz
|
Original
|
CS8421
32-bit,
32-bit
DS641PP1
CDB8421
CS8421
CS8421-CNZ
CS8421-CNZR
CS8421-CZZ
CS8421-CZZR
CS8421-DZZ
CS8421-DZZR
|
PDF
|
EH11
Abstract: J-STD-020B MO-150 WM8785
Text: w WM8785 24-Bit, 192kHz Stereo ADC DESCRIPTION FEATURES The WM8785 is a stereo audio ADC with differential inputs designed for high performance recordable media applications. Data is provided as a PCM output. • • • • • • Stereo 24-bit multi-bit sigma-delta ADCs are used with digital
|
Original
|
WM8785
24-Bit,
192kHz
WM8785
24-bit
192kHz.
EH11
J-STD-020B
MO-150
|
PDF
|
DISPERSION COMPENSATING FIBER
Abstract: S3394 S19208 S2509 STS-192 S19202 S19203 S19204 S19205 micro filter DWDM
Text: S3394 Product Brief SONET/SDH/FEC OC-192 Receiver with EDC Technology PB1642_v1.01_11/05/03 Overview 4 39 S3 Description The S3394 SONET/SDH/FEC Receiver device is one of the latest additions to the AMCC DispersionXXTM product family. This device provides full
|
Original
|
S3394
OC-192
PB1642
S3394
OC-192
DISPERSION COMPENSATING FIBER
S19208
S2509
STS-192
S19202
S19203
S19204
S19205
micro filter DWDM
|
PDF
|
EH11
Abstract: J-STD-020B MO-150 WM8785
Text: w WM8785 24-Bit, 192kHz Stereo ADC DESCRIPTION FEATURES The WM8785 is a stereo audio ADC with differential inputs designed for high performance recordable media applications. Data is provided as a PCM output. • • • • • • Stereo 24-bit multi-bit sigma-delta ADCs are used with digital
|
Original
|
WM8785
24-Bit,
192kHz
WM8785
24-bit
192kHz.
EH11
J-STD-020B
MO-150
|
PDF
|
HDTV transmitter block diagram
Abstract: OC-24 S4801 S4802 STS-192 STS-48 ESCON S3165 interleaver
Text: S3165 Product Brief SONET/SDH/FEC/FC/GE/HDTV/DTV/D1/ESCON Multirate 16-bit Transceiver PB2015_v1.01_02/08/06 Overview Description The S3165 SONET/ SDH/ Gigabit Ethernet/ Fibre Channel/ HDTV/ ESCON/ DTV/ D1 transceiver is one of the latest additions to AMCC’s OC-48 product
|
Original
|
S3165
16-bit
PB2015
S3165
OC-48
HDTV transmitter block diagram
OC-24
S4801
S4802
STS-192
STS-48
ESCON
interleaver
|
PDF
|
Untitled
Abstract: No abstract text available
Text: w WM8785 24-Bit, 192kHz Stereo ADC DESCRIPTION FEATURES The WM8785 is a stereo audio ADC with differential inputs designed for high performance recordable media applications. Data is provided as a PCM output. • • • • • • Stereo 24-bit multi-bit sigma-delta ADCs are used with digital
|
Original
|
WM8785
24-Bit,
192kHz
WM8785
24-bit
192kHz.
|
PDF
|
S19202
Abstract: amcc CDR S3455 STS-192
Text: S3455 Product Brief SONET/SDH/ATM OC-48 4-Bit Transceiver with CDR S34 PB2022_v1.01_08/23/05 The low jitter LVDS interface is compliant with the bit-error rate requirements of the Bellcore and ITU-T standards. The S3455 is packaged in a 196 Pin PBGA, offering designers a small package
|
Original
|
S3455
OC-48
PB2022
S3455
OC-48
S19202
amcc CDR
STS-192
|
PDF
|
PI3033
Abstract: 200DPI AD8051 EL2044 PI3033B phototransistor die WAFER cis sensor cis Linear Image Sensor
Text: Division of Semiconductor REVISION NUMBER: REV B PAGES: Page 1 of 13 DATE: 03/18/05 PI3033B Contact Image Sensor Preliminary Data Sheet Preliminary PI3033B datasheet PI3033B 200DPI CIS Sensor Chip Engineering Data Sheet Description: Peripheral Imaging Corporation PI3033B CIS, Contact Image Sensor, chip is a 200 dot per
|
Original
|
PI3033B
PI3033B
200DPI
PI3033
AD8051
EL2044
phototransistor die WAFER
cis sensor
cis Linear Image Sensor
|
PDF
|
|
|
S2092
Abstract: S2080
Text: Part Number S2092 Revision 1.0 - January 10, 2001 S2092 APPLICATION NOTE Interface with S2080 AMCC S2092 Serial Backplane Retimer Device and AMCC S2080 34 x 34 3.2 GBIT/S Differential Crosspoint Switch Interface INTRODUCTION The AMCC S2092 retimer chip is a fully integrated physical layer device that regenerates high speed timing signals
|
Original
|
S2092
S2080
S2092
S2080
|
PDF
|
JDSU modulator
Abstract: Variable-Optical-Attenuator X band attenuator Fujikura SM.15-P-8/125-UV/UV-400 variable attenuator jdsu modulator bias SM15P
Text: COMMUNICATIONS COMPONENTS 2.5 Gb/s Bias-Free Modulator with Integral Attenuator Key Features • Bias-free operation for fast transmitter development and manufacturing • Built-in 20 dB variable optical attenuator • Single package for less splicing, lower overall insertion
|
Original
|
498-JDSU
25GBFMVOA
498-JDSU
5378-JDSU
JDSU modulator
Variable-Optical-Attenuator
X band attenuator
Fujikura SM.15-P-8/125-UV/UV-400
variable attenuator
jdsu modulator bias
SM15P
|
PDF
|
mii to hdlc
Abstract: MSC8101 SC140 Wireless Microcontroller tms 1035 a7w17
Text: MOTOROLA Order Number: MSC8101/D Rev. 2.0, 8/2001 Semiconductor Products Sector Technical Data MSC8101 mask: 0K40A, 0K42A Advance Information Networking Digital Signal Processor The Motorola MSC8101 16-bit Digital Signal Processor DSP is the first member of the family of DSPs
|
Original
|
MSC8101/D
MSC8101
0K40A,
0K42A
MSC8101
16-bit
SC140
SC140
64-bit
16-channel
mii to hdlc
Wireless Microcontroller
tms 1035
a7w17
|
PDF
|
CLC114
Abstract: CLC114AJE CLC114AJP M14A N14A
Text: CLC114 Quad, Low Power Video Buffer General Description The CLC114 is a high performance, close loop quad buffer intended for power sensitive applications. Requiring only 30mW of quiescent power dissipation per channel ± 5V supplies , the CLC114 offers a small signal bandwidth of
|
Original
|
CLC114
CLC114
200MHz
10MHz)
30MHz
CLC114AJE
CLC114AJP
M14A
N14A
|
PDF
|
ca4r
Abstract: CA2R 30 pin configuration of IC 1619 cp F1765-1
Text: Philips Somlconductors-Signotics Document No. 853-1311 EC N No. 96115 Date of issue May 11,1989 Status Product Specification' FA ST Products FAST 74F1764/1765 74F1764-1 /1 765-1 I M egabit DRAM Dual-Ported Controllers FEA TU R ES 74F1764/1765 150MHz TYPIC A L SU PPLY CURRENT
|
OCR Scan
|
74F1764/1765
74F1764-1
74F1764-1/1765-1
150MHz
150mA
125mA
74F1764/F1764-1
20bit
ca4r
CA2R
30 pin configuration of IC 1619 cp
F1765-1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Æ T S G S -T H O M S O N " ¡ J i, M »ilLIIO T M (gg TS68952 MODEM TRANSMIT/RECEIVE CLOCK GENERATOR • INDEPENDANT TRANSMIT AND RECEIVE CLOCK GENERATORS WITH DIGITAL PHASE LOCKED LOOPS ■ TRANSMIT DPLL SYNCHRONIZATION ON EXTERNAL TERMINAL CLOCK OR INTER
|
OCR Scan
|
TS68952
TS68952
7T2T237
PLCC26
|
PDF
|
Untitled
Abstract: No abstract text available
Text: r z 7 S C S -T H O M S O N « « L E M « ! _ T S 6 8 9 5 2 ^ 7# MODEM TRANSMIT/RECEIVE CLOCK GENERATOR • INDEPENDANT TRANSMIT AND RECEIVE CLOCK GENERATORS WITH DIGITAL PHASE LOCKED LOOPS ■ TRANSMIT DPLL SYNCHRONIZATION ON EXTERNAL TERMINAL CLOCK OR INTERNAL
|
OCR Scan
|
TS68952
50-pins
TS68930
TS68950/51/52
|
PDF
|
Untitled
Abstract: No abstract text available
Text: /T T SCS-THOMSON EifllW[ilL[l ir[M R!lD g§ ST62T42B/E42B 8-BIT OTP/EPROM MCU WITH LCD DRIVER, EEPROM AND A/D CONVERTER • 3.0 to 6.0V Supply Operating Range ■ 8 MHz Maximum Clock Frequency ■ -40 to +85°C Operating Temperature Range ■ Run, W ait and Stop Modes
|
OCR Scan
|
ST62T42B/E42B
|
PDF
|
Untitled
Abstract: No abstract text available
Text: /T T SCS-THOMSON EifllW[ilL[l ir[M R!lD g§ ST62T46B/E46B 8-BIT OTP/EPROM MCUs WITH LCD DRIVER, EEPROM AND A/D CONVERTER • 3.0 to 6.0V Supply Operating Range ■ 8 MHz Maximum Clock Frequency ■ -40 to +85°C Operating Temperature Range ■ Run, W ait and Stop Modes
|
OCR Scan
|
ST62T46B/E46B
|
PDF
|
Untitled
Abstract: No abstract text available
Text: / I T S C S -T H O M S O N [ill g ® i[L [l ir M D (g § S T 6 2 T 8 0 B /E 8 0 B 8-BIT OTP/EPROM MCU WITH LCD DRIVER, EEPROM AND A/D CONVERTER • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 3.0 to 6.0V Supply Operating Range
|
OCR Scan
|
|
PDF
|
