E30H-GNDE
Abstract: SMC-E22E E30H-GND
Text: SMC-E22E/ E30H-GNDE ELECTRONICS ELECT RO NICS MICRO 10mm,4 DIGIT INDICATOR DISPLAY FEATURE High Performance Green GaP Dice 10mm Character Height High Contrast Wide Viewing Angle Common Anode ABSOLUTE MAXIMUM RATINGS Ta=25°C Power Dissipation /Segment Pd
|
Original
|
SMC-E22E/
E30H-GNDE
100mW
200mA
SMC-E22E/E30H-GNDE
E30H-GNDE
SMC-E22E
E30H-GND
|
PDF
|
ndm diode
Abstract: 1C20h ADC12D1800 DSP/VHDL code for ADC and DOC SPI with FPGA
Text: ADC12D1800 ADC12D1800 12-Bit, Single 3.6 GSPS Ultra High-Speed ADC Literature Number: SNAS500L ADC12D1800 12-Bit, Single 3.6 GSPS Ultra High-Speed ADC 1.0 General Description 3.0 Features The 12-bit, 3.6 GSPS ADC12D1800 is the latest advance in National's Ultra-High-Speed ADC family and builds upon the
|
Original
|
ADC12D1800
ADC12D1800
12-Bit,
SNAS500L
12-Bit
ndm diode
1C20h
DSP/VHDL code for ADC and DOC SPI with FPGA
|
PDF
|
LUPA-3000
Abstract: switch Signal LUX L4 LUPA3000 AN57864 CMOS global shutter b1000001 Color Filter Array CFA schematic diagram ip camera
Text: NOIL1SN3000A LUPA3000: 3 MegaPixel High Speed CMOS Sensor Features • • • • • • • • • • • • • • • • 1696 x 1710 Active Pixels 8 mm x 8 mm Square Pixels 1.2 inch Optical Format Monochrome or Color Digital Output 485 Frames per Second fps Frame Rate
|
Original
|
NOIL1SN3000A
LUPA3000:
369-Pin
NOIL1SN3000A/D
LUPA-3000
switch Signal LUX L4
LUPA3000
AN57864
CMOS global shutter
b1000001
Color Filter Array CFA
schematic diagram ip camera
|
PDF
|
R0921
Abstract: WM4001-ND 82C106 D893 HFBR-2316T pcc103bnct-ND s1212 wm4001 p130a O8O5
Text: ML6651 10/100Mbps Fiber and Copper Ethernet Media Converter User’s Guide OVERVIEW FEATURES The ML6651 Evaluation Board demonstrates the capabilities of the ML6651. The eval-board’s block diagram is shown in Figure 1. This integrated circuit is a Media
|
Original
|
ML6651
10/100Mbps
ML6651
ML6651.
10BASE-T
10BASE-FL,
100BASE-TX
100BASE-FX/SX
R0921
WM4001-ND
82C106
D893
HFBR-2316T
pcc103bnct-ND
s1212
wm4001
p130a
O8O5
|
PDF
|
ATMEL 649v
Abstract: 6490V ATMEGA329 TWI avr adc
Text: Features • High Performance, Low Power Atmel AVR® 8-Bit Microcontroller • Advanced RISC Architecture • • • • • • • • – 130 Powerful Instructions – Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Fully Static Operation
|
Original
|
16MHz
32KBytes
ATmega329/ATmega3290)
64KBytes
ATmega649/ATmega6490)
2552K
ATMEL 649v
6490V
ATMEGA329 TWI
avr adc
|
PDF
|
C0603X7R160-104KN
Abstract: BLM31A601S 142-0701-801 C0603X7R160-104KNE CR1206 AN42 AN43 MAX6376XR23-T Si5018 STM-16
Text: Si 5 0 1 8 - EVB EVALUATION BOARD FOR Si5018 SiPHY OC-48/STM-16 C L O C K A N D D A TA R E C O V E R Y IC W I T H F E C Description Features The Si5018 evaluation board provides a platform for testing and characterizing Silicon Laboratories Si5018 OC-48, STM-16, and 2.7 Gbps FEC clock and data
|
Original
|
Si5018
OC-48/STM-16
Si5018
OC-48,
STM-16,
C0603X7R160-104KN
BLM31A601S
142-0701-801
C0603X7R160-104KNE
CR1206
AN42
AN43
MAX6376XR23-T
STM-16
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TPS2459 www.ti.com SLUS917C – FEBRUARY 2009 – REVISED MARCH 2010 12-V/3.3-V Hot Swap and ORing Controller with I2C and Load Current Monitor for AdvancedMC™ Check for Samples: TPS2459 FEATURES APPLICATIONS • • • • • • • 1 23 • • •
|
Original
|
TPS2459
SLUS917C
32-Pin
|
PDF
|
DG201A
Abstract: sem 004 ADG201A DG20 HI201 "Analog Switches"
Text: 277 - DG20 I A mm □ i ? "J 9 m m ' m m U IN , H D 1 s, V- E E [7 GNdE - Quad Monolithic S P S T C M O S Analog Sw itch es Top View m El m ü a iS E 84 Œ E IN 4 E d 4 x A »/+ SPST 4 IN 2 d 2 S2 V+ SU BS T R A T E NC S3 03 !N 3 v+ vrm . « at O N • 4 ® » À 9 S P S T . O F F I^ O '; - ^ « æ i| ! ÿ Î: < , f i O N f f i .
|
OCR Scan
|
DG201A
HI201
ADG201A
DG202A5ib?
IA/DG202
DG201A
sem 004
ADG201A
DG20
HI201
"Analog Switches"
|
PDF
|
ha2200
Abstract: ha22005
Text: HA22005T 1.9 G H z A G C Amplifier G a A s MMIC Features • • • • • Low voltage operation: 3 V High power gain: 22 dB Typ Variable gain width: 15.5 dB Typ Impedance 50 Q nominal input, output TSSOP-14 (TTP-14D) package Pin Arrangement GNDEI 1 14 Z 3G N D
|
OCR Scan
|
HA22005T
TSSOP-14
TTP-14D)
ha2200
ha22005
|
PDF
|
co20a
Abstract: 43126
Text: I PART NOT DO *NOT SCALE THI DRAWA.INPG!ROPRI ANDEDESI GNDESI HEREON CONSTI TSUTES. TARY ONIOF PACKARD ELECTRI C ^ D l VI S I O N AND IS' N TO DUPLICATED>OR~REPRODUCED WIOT‘»DIVISION?-* OUTBEAUTHORI TYvOF^PACKARD ELECTRI CTH- ? J DATE c/N 'aimNo; REVISION RECORD
|
OCR Scan
|
G699G
0A950
co20a
43126
|
PDF
|
DG201A
Abstract: ADG201A DG20 HI201
Text: - 277 - DG20 I A Quad Monolithic SPST CMOS Analog Switches mm □ i? U IN , H D 1 s, V- E E [7 GNdE Top View E IN 4 E d 4 "J 9 ' mm d El S2 ü NC m V+ SU BS T R A T E S3 03 !N 3 v+ vrm . O N • 4 ® » À 9 S P S T . O F F I^ O '; - ^ « æ i| ! ÿ Î: < , f i O N f f i .
|
OCR Scan
|
DG201A
HI201
ADG201A
DG202A5ib?
DG201A
ADG201A
DG20
HI201
|
PDF
|
IC tl 077
Abstract: 323a SN74AS303
Text: CD C 303 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS323A - JULY 1990 - REVISED NOVEMBER 1995 D O R N PACKAGE Replaces SN74A S303 TOP V IE W Maximum Output Skew Between Sam e P h a s e O u t p u t s o f 1 ns Q3 [ 1 u Q4 [ 2 gnd[ 3 gndE4 gnd[ 5 Q5 [ 6 M a x i m u m P u l s e S k e w o f 1 ns
|
OCR Scan
|
SCAS323A
SN74A
CDC303
IC tl 077
323a
SN74AS303
|
PDF
|
12-INPUT
Abstract: No abstract text available
Text: TYPES SN54S134, SN74S134 12-INPUT POSITIVE-NAND GATES WITH 3-STATE OUTPUTS R E V IS E D D E C E M B E R 1983 Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs S N 5 4 S 1 3 4 . . . J OR W PACKAGE S N 7 4 S 1 3 4 . . . D , J OR N PACKA GE
|
OCR Scan
|
SN54S134,
SN74S134
12-INPUT
|
PDF
|
120v battery charger Schematic Diagram
Abstract: schematic diagram 48V battery charger regulator schematic diagram 48V automatic battery charger battery charger schematic 24V
Text: y UNITRODE Advanced Low Voltage Boost Controller With Backup Charger UCC29401 UCC39401 ADVANCE INFORMATION FEATURES DESCRIPTION • Synchronous Conversion with Internal MOSFETs The UCC39401 is a multi-output single inductor synchronous boost control ler optimized to operate from a low input voltage such as a single or dual
|
OCR Scan
|
200mW
UCC29401
UCC39401
UCC39401
120v battery charger Schematic Diagram
schematic diagram 48V battery charger regulator
schematic diagram 48V automatic battery charger
battery charger schematic 24V
|
PDF
|
|
|
UM61L3232AF-7
Abstract: UM61L3232A um61 UM61L UM61L3232 UM61L3232AF-8 UM61-l-3232af
Text: UM61L3232A Series PRELIMINARY 32K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output Features Fast access times: 5/6/7/8 ns Single +3.3V+10% or +3.3V-5% power supply Synchronous burst function Individual Byte W rite control and Global Write
|
OCR Scan
|
UM61L3232A
100-pin
10jiA.
UM61L3232AF-5
UM61L3232AE-5
UM61L3232AF-6
UM61L3232AE-6
UM61L3232AF-7
UM61L3232AE-7
um61
UM61L
UM61L3232
UM61L3232AF-8
UM61-l-3232af
|
PDF
|
ITT 435-1
Abstract: No abstract text available
Text: S iW H S electronic June 1992 HM 65798 HI-REL DATA SHEET_ 64 k x 4 HIGH SPEED CMOS SRAM FEATURES . TTL COMPATIBLE INPUTS AND OUTPUTS • FAST ACCESS TIME : 25*/35/45/55 ns . LOW POWER CONSUMPTION ACTIVE: 660 mW STANDBY : 190 mW . WIDE TEMPERATURE RANGE : - 55°C TO + 125°C
|
OCR Scan
|
|
PDF
|
IC 7445
Abstract: 7445 LS 7445 24V decoder IC TTL 7445 7445 TTL OR
Text: 7445 Signetics Decoder/Driver BCD-To-Decimal Decoder/Driver Open Collector Product Specification Logic Products FEATURES TYPE • 80mA output sink capability • 30V output breakdown voltage • Ideally suited as lamp or solenoid driver 7445 MAX Iql TYPICAL SUPPLY CURRENT
|
OCR Scan
|
N7445N
500ns
500ns
IC 7445
7445 LS
7445
24V decoder IC
TTL 7445
7445 TTL OR
|
PDF
|
HM-65796
Abstract: 536X4
Text: 4TE D • SöböMSb GGD1E4S 1Ö4 ■ H f l HS MA T R A Preview IM III UwW m ÊM M H S September 1990 ^ ^ 6 -2 3 -/0 HM 65796 DATASHEET 64 K x 4 WITH SEPARATE I/O HIGH SPEED CMOS SRAM AND TRANSPARENT WRITE FEATURES . TTL COMPATIBLE INPUTS AND OUTPUTS . ASYNCHRONOUS
|
OCR Scan
|
HM-65796
A13A14
536X4
|
PDF
|
CE5B
Abstract: No abstract text available
Text: Philips C o m p o n e n ts Document No. 8 5 3 -1 4 3 8 ECN No. 99800 Date of Issue June 14, 1990 Status Product Specification 100982 Hex ECL-TTL Translating Transceiver with Registers ECL Products FEATURES •Typical propagation delay from clock to output: 3.5ns
|
OCR Scan
|
110mA
500ns
CE5B
|
PDF
|
IR2E16
Abstract: LS125 16CIF truth table NOT gate 74 ls126 HC 125A
Text: LS125/125A - QUAD 3-STATE BUFFER LOW ENABLE LS126/126A - QUAD 3-STATE BUFFER (HIGH ENABLE) DESCRIPTION The T54LS/T74LS125/125A/126/126A are high speed QUAD 3-STATE BUFFERS WITH ACTIVE HIGH ENABLES fabricated in LOW POWER SCHOTTKY tecnology. B1 Plastic Package
|
OCR Scan
|
LS125/125A
LS126/126A
T54LS/T74LS125/125A/126/126A
T54LSXXXX
T74LSXXXX
LS126/126A
IR2E16
LS125
16CIF
truth table NOT gate 74
ls126
HC 125A
|
PDF
|
48-PIN
Abstract: A12C A15C LH532000B-1
Text: LH532000B-1 FEATURES CMOS 2M 256K x 8/128K x 16 M a sk-P ro g ra m m a b le ROM PIN CONNECTIONS • 262,144 words x 8 bit organization (Byte mode) 131,072 words x 16 bit organization (Word mode) 40-PIN DIP 40-PIN SOP TOP VIEW f . 1• 2 a 7[= O E i/Ô Ë ^D C C
|
OCR Scan
|
LH532000B-1
8/128K
40-pin
DIP/40-pin
40-pin,
600-mil
525-mil
48-pin,
12x18
48-PIN
A12C
A15C
LH532000B-1
|
PDF
|
1D10
Abstract: CY74FCT162841T CY74FCT16841T
Text: fax id: 7018 CY74FCT16841T CY74FCT162841T 20-Bit Latch Features • R edu ced system sw itch in g n o ise • Low pow er, p in -c o m p a tib le re p la cem en t fo r A B T fu n c tion s • Typ ical V q Lp g ro un d b o u n ce < 0 .6 V at V c c = 5V,
|
OCR Scan
|
25-mil
Y74FC
T16841T
CY74FCT162841T
CY74FCT16841T
CY74FCT162841T
20-Bit
1D10
|
PDF
|
Untitled
Abstract: No abstract text available
Text: GaAs 1C 2 Watt High Linearity SPDT Switch DC-2.0 GHz EHAlpha AS116-59 Features MSOP-8 • High Linearity 55 dBm IP3 @ 0.9 GHz 0.0256 (0.65 mm) TYR ■ Low Insertion Loss (0.35 dB @ 0.9 GHz) ■ Low DC Power Consumption 0 .1 9 3 (4 .9 0 mm) REF ■ Small MSOP-8 Package
|
OCR Scan
|
AS116-59
AS116-59
3/98A
|
PDF
|
DN74LS162A
Abstract: MA161
Text: LS TTL DN74LS Series DN74LS162A DN74LS162A Synchronous Decade Counters • Description DN74LS162A is a settable synchronous decade counter with synchronous reset input. ■ • • • • P-2 Features Synchronous reset and set inputs Carry output and enable input for cascade connection
|
OCR Scan
|
DN74LS
DN74LS162A
DN74LS162A
32MHz
16-pin
SO-16D)
MA161
|
PDF
|
