Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    HC20K400 Search Results

    SF Impression Pixel

    HC20K400 Price and Stock

    Altera Corporation HC20K400BC652AE

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics HC20K400BC652AE 96
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    Altera Corporation HC20K400BC652AC

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics HC20K400BC652AC 86
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    Others HC20K400FC672AB

    INSTOCK
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Chip 1 Exchange HC20K400FC672AB 3,175
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    Altera Corporation HC20K400FC672AB

    INSTOCK
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Chip 1 Exchange HC20K400FC672AB 713
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    HC20K400 Datasheets (5)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    HC20K400 Altera IC ASIC CMOS 400000 GATES Original PDF
    HC20K400FC672 Altera Integrated Circuits (ICs) - Embedded - FPGAs (Field Programmable Gate Array) - IC FPGA APEX 672FCBGA Original PDF
    HC20K400FC672AF Altera Integrated Circuits (ICs) - Embedded - FPGAs (Field Programmable Gate Array) - IC FPGA APEX 672FCBGA Original PDF
    HC20K400FC672AG Altera Integrated Circuits (ICs) - Embedded - FPGAs (Field Programmable Gate Array) - IC FPGA APEX 672FCBGA Original PDF
    HC20K400FC672AH Altera Integrated Circuits (ICs) - Embedded - FPGAs (Field Programmable Gate Array) - IC FPGA APEX 672FCBGA Original PDF

    HC20K400 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    HC20K1000

    Abstract: HC20K1500 HC20K400 HC20K600 jtag timing
    Text: 9. Boundary-Scan Support H51009-2.3 IEEE Std. 1149.1 JTAG Boundary-Scan Support All HardCopy devices provide JTAG boundary-scan test (BST) circuitry that complies with the IEEE Std. 1149.1-1990 specification. HardCopy APEX devices support the JTAG instructions shown in Table 9–1.


    Original
    PDF H51009-2 HC20K1000 HC20K1500 HC20K400 HC20K600 jtag timing

    H51006-2

    Abstract: No abstract text available
    Text: Section III. HardCopy APEX Device Family Data Sheet This section provides designers with the data sheet specifications for HardCopy APEXTM devices. These chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan


    Original
    PDF HC20K1500 H51006-2

    EP4CE6 package

    Abstract: EP4CE40 Altera EP4CE6 EP4CE55 5M240Z 5M1270Z QFN148 5m570z 5M40 5M80
    Text: Package Information Datasheet for Altera Devices DS-PKG-16.3 This datasheet provides package and thermal resistance information for Altera devices. Package information includes the ordering code reference, package acronym, leadframe material, lead finish plating , JEDEC outline reference, lead


    Original
    PDF DS-PKG-16 EP4CE6 package EP4CE40 Altera EP4CE6 EP4CE55 5M240Z 5M1270Z QFN148 5m570z 5M40 5M80

    PQFP 176

    Abstract: 240 pin rqfp drawing EP3C5E144 EP1K50-208 processor cross reference EP3C16F484 MS-034 1152 BGA 84 FBGA thermal TQFP 144 PACKAGE DIMENSION FBGA 1760
    Text: Altera Device Package Information May 2007 version 14.7 Document Revision History Data Sheet Table 1 shows the revision history for this document. Table 1. Document Revision History 1 Date and Document Version May 2007 v14.7 Changes Made ● ● ● ●


    Original
    PDF 144-Pin 100-Pin 256-Pin 780-Pin 256-Pin 68-Pin PQFP 176 240 pin rqfp drawing EP3C5E144 EP1K50-208 processor cross reference EP3C16F484 MS-034 1152 BGA 84 FBGA thermal TQFP 144 PACKAGE DIMENSION FBGA 1760

    schematic diagram apc UPS

    Abstract: APC UPS CIRCUIT DIAGRAM APC UPS 650 CIRCUIT DIAGRAM APC back UPS RS 800 UPS APC CIRCUIT UPS APC CIRCUIT DIAGRAM APC UPS 750 APC UPS 650 Cs schematic diagram UPS APC APC schematic diagram UPS 1500 APC
    Text: HardCopy Series Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 www.altera.com H5V1-4.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    HC20K1000

    Abstract: HC20K1500 HC20K400 HC20K600
    Text: 15. Introduction to HardCopy APEX Devices H51006-2.2 Introduction HardCopy APEXTM devices enable high-density APEX 20KE device technology to be used in high-volume applications where significant cost reduction is desired. HardCopy APEX devices are physically and


    Original
    PDF H51006-2 HC20K1000 HC20K1500 HC20K400 HC20K600

    EP20K1000E

    Abstract: EP20K1500E EP20K600E HC20K1000 HC20K1500 HC20K400 HC20K600
    Text: Section II. HardCopy APEX Device Family Data Sheet This section provides designers with the data sheet specifications for HardCopy APEXTM devices. These chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan


    Original
    PDF

    "Content Addressable Memory"

    Abstract: HC20K1000 HC20K1500 HC20K400 HC20K600
    Text: 7. Introduction to HardCopy APEX Devices H51006-2.3 Introduction HardCopy APEXTM devices enable high-density APEX 20KE device technology to be used in high-volume applications where significant cost reduction is desired. HardCopy APEX devices are physically and


    Original
    PDF H51006-2 "Content Addressable Memory" HC20K1000 HC20K1500 HC20K400 HC20K600

    bd248

    Abstract: UBGA169 EP1800 324 bga thermal HC1S6 EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: Altera Device Package Information May 2005, vers.13.0 Introduction Data Sheet This data sheet provides package information for Altera devices. It includes these sections: • ■ ■ Device & Package Cross Reference below Thermal Resistance (starting on page 14)


    Original
    PDF

    EP4CE15

    Abstract: MS 034 BGA and QFP Altera Package mounting Altera pdip top mark jedec package MO-247 SOIC 20 pin package datasheet QFN "100 pin" PACKAGE thermal resistance Theta JC of FBGA QFN148 EP4CE22
    Text: Altera Device Package Information Datasheet DS-PKG-16.2 This datasheet provides package and thermal resistance information for Altera devices. Package information includes the ordering code reference, package acronym, leadframe material, lead finish plating , JEDEC outline reference, lead


    Original
    PDF DS-PKG-16 EP4CE15 MS 034 BGA and QFP Altera Package mounting Altera pdip top mark jedec package MO-247 SOIC 20 pin package datasheet QFN "100 pin" PACKAGE thermal resistance Theta JC of FBGA QFN148 EP4CE22

    EP20K600E

    Abstract: HC20K1000 HC20K1500 HC20K400 HC20K600 EP20K1000E EP20K1500E EP20K400E
    Text: 2001 年 9 月 ver. 1.0 HardCopy APEX 20K 変換用デバイス Data Sheet はじめに HardCopyTM デバイスは高集積の APEXTM20K デバイス・テクノロジを大幅な コスト削減が求められる大量生産システムでの使用を可能にしています。HardCopy


    Original
    PDF APEXTM20K HC20K400 HC20K600 HC20K1000 03-3340-9480FAX EP20K600E HC20K1000 HC20K1500 HC20K400 HC20K600 EP20K1000E EP20K1500E EP20K400E

    Untitled

    Abstract: No abstract text available
    Text: Section III. HardCopy APEX Device Family Data Sheet This section provides designers with the data sheet specifications for HardCopy APEXTM devices. These chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan


    Original
    PDF HC20K1500

    256-pin Plastic BGA 17 x 17

    Abstract: excalibur Board
    Text: Component Selector Guide March 2002 Altera Corporation S System-on-a-ProgrammableChip Solutions Altera Corporation, The Programmable Solutions Mercury devices contain clock-data recovery CDR enabled transceivers with support for data rates of up to 1.25 gigabits per second (Gbps) per channel.


    Original
    PDF SG-COMP-11 256-pin Plastic BGA 17 x 17 excalibur Board

    HC20K1000

    Abstract: HC20K1500 HC20K400 HC20K600 jtag timing
    Text: 17. Boundary-Scan Support H51009-2.2 IEEE Std. 1149.1 JTAG Boundary-Scan Support All HardCopy devices provide JTAG boundary-scan test (BST) circuitry that complies with the IEEE Std. 1149.1-1990 specification. HardCopy APEX devices support the JTAG instructions shown in Table 17–1.


    Original
    PDF H51009-2 HC20K1000 HC20K1500 HC20K400 HC20K600 jtag timing

    EP1C3T100

    Abstract: APEX 20ke development board sram excalibur APEX development board nios SFI-5 APEX nios development board ep20k100 board excalibur Board
    Text: Component Selector Guide February 2003 Altera Corporation S SOPC Solutions The world’s pioneer in system-on-a-programmable-chip SOPC solutions, Altera Corporation offers a complete range of programmable logic device (PLD) products with the flexibility, functionality, package types, and time-tomarket advantages to meet almost any design need.


    Original
    PDF SG-COMP-12 EP1C3T100 APEX 20ke development board sram excalibur APEX development board nios SFI-5 APEX nios development board ep20k100 board excalibur Board

    EP20K1000E

    Abstract: EP20K1500E EP20K600E HC20K1000 HC20K1500 HC20K400 HC20K600
    Text: Section III. HardCopy APEX Device Family Data Sheet This section provides designers with the data sheet specifications for HardCopy APEXTM devices. These chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan


    Original
    PDF

    ep600i

    Abstract: processor cross reference MS-034 1152 BGA Cross Reference epm7064 cross reference EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: Altera Device Package Information October 2005, vers.14.2 Introduction Data Sheet This data sheet provides package information for Altera devices. It includes these sections: • ■ ■ Device & Package Cross Reference below Thermal Resistance (starting on page 16)


    Original
    PDF

    EP20K1000E

    Abstract: EP20K1500E EP20K400E EP20K600E HC20K1000 HC20K1500 HC20K400 HC20K600 EP20K400
    Text: 16. Description, Architecture, and Features H51007-2.2 Introduction HardCopy APEXTM devices extend the flexibility of high-density FPGAs to a cost-effective, high-volume production solution. The migration process from an Altera® FPGA to a HardCopy APEX device offers


    Original
    PDF H51007-2 EP20K1000E EP20K1500E EP20K400E EP20K600E HC20K1000 HC20K1500 HC20K400 HC20K600 EP20K400

    APC 1500 UPS CIRCUIT DIAGRAM

    Abstract: APC UPS 650 CIRCUIT DIAGRAM APC UPS CIRCUIT DIAGRAM schematic diagram apc UPS schematic diagram UPS 600 Power tree UPS APC CIRCUIT diagram schematic diagram UPS APC APC schematic diagram UPS 1500 APC "APC 1500" UPS CIRCUIT DIAGRAM UPS APC CIRCUIT
    Text: HardCopy Series Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 www.altera.com H5V1-4.5 Copyright 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    EP20K1000E

    Abstract: EP20K1500E EP20K400E EP20K600E HC20K1000 HC20K1500 HC20K400 HC20K600
    Text: 8. Description, Architecture, and Features H51007-2.3 Introduction HardCopy APEXTM devices extend the flexibility of high-density FPGAs to a cost-effective, high-volume production solution. The migration process from an Altera® FPGA to a HardCopy APEX device offers


    Original
    PDF H51007-2 EP20K1000E EP20K1500E EP20K400E EP20K600E HC20K1000 HC20K1500 HC20K400 HC20K600

    EP20K1000E

    Abstract: EP20K1500E EP20K400E EP20K600E HC20K1000 HC20K1500 HC20K400 HC20K600 FIFO audit HC20K
    Text: HardCopy September 2001, ver. 1.0 Devices for APEX 20K Conversion Data Sheet Introduction HardCopyTM devices enable high-density APEXTM 20K device technology to be used in high-volume applications where significant cost reduction is desired. HardCopy devices are physically and functionally compatible


    Original
    PDF