E224053
Abstract: DE909
Text: HIGH DENSITY D-SUB RIGHT ANGLE PCB MOUNT ADAM TECHNOLOGIES HDL SERIES INTRODUCTION: Adam Tech Right Angle PCB High Density D-Sub connectors are a popular interface for many I/O applications. Offered in 15, 26, 44, 62 and 78 positions they are a good choice for a low cost industry
|
Original
|
PDF
|
HDL15-SL-B
E224053
DE909
|
Untitled
Abstract: No abstract text available
Text: HIGH DENSITY D-SUB RIGHT ANGLE PCB MOUNT HDL SERIES Introduction: Adam Tech right angle PCB mount High Density D-Sub connectors are a popular interface for many I/O applications. Offered in 15, 26, 44, 62 and 78 positions they are a good choice for a low cost
|
Original
|
PDF
|
E224053
|
HDL 78 PL B
Abstract: POKE E224053
Text: HIGH DENSITY D-SUB SOLDER CUP TERMINATION ADAM TECHNOLOGIES HDT SERIES INTRODUCTION: Adam Tech Solder Cup High Density D-Sub connectors are a popular interface for many I/O applications. Offered in 15, 26, 44, 62 and 78 positions, they are a good choice for a low cost industry
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: HIGH DENSITY D-SUB SOLDER CUP Termination HDT SERIES Introduction: Adam Tech Solder Cup High Density D-Sub connectors are a popular interface for many I/O applications. Offered in 15, 26, 44, 62 and 78 positions, they are a good choice for a low cost industry standard
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: ispLSI 2096V 3.3V High Density Programmable Logic Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC — 4000 PLD Gates — 96 I/O Pins, Six Dedicated Inputs — 96 Registers — High Speed Global Interconnect — Wide Input Gating for Fast Counters, State
|
Original
|
PDF
|
128-Pin
0212/2096V
096V-80LT128
096V-80LQ128
096V-60LT128
096V-60LQ128
|
Untitled
Abstract: No abstract text available
Text: Specifications ispLSI and pLSI 1048 ispLSI and pLSI 1048 ® High-Density Programmable Logic Functional Block Diagram Output Routing Pool E7 E6 E5 E4 E3 E2 E1 E0 S Output Routing Pool F7 F6 F5 F4 F3 F2 F1 F0 D Q A2 A3 A4 Logic Global Routing Pool GRP Array
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: ispLSI 2128V 3.3V High Density Programmable Logic Features Functional Block Diagram* • HIGH DENSITY PROGRAMMABLE LOGIC fmax = 80 MHz Maximum Operating Frequency tpd = 10 ns Propagation Delay Electrically Erasable and Reprogrammable Non-Volatile 100% Tested at Time of Manufacture
|
Original
|
PDF
|
128V-80LT100
100-Pin
128V-80LJ84
84-Pin
128V-60LT176
176-Pin
128V-60LQ160
160-Pin
128V-60LT100
|
simple microcontroller using vhdl
Abstract: report 7 segment LED display project Scrolling LED display project microcontroller Scrolling message display using LED matrix project scrolling message fpga application note 7 segment LED display project microcontroller using vhdl 5 to 32 decoder using 38 decoder vhdl code combinational logic circuit project XS95
Text: 2001 by X Engineering Software Systems Corp., Apex, North Carolina 27502 All rights reserved. No part of this text may be reproduced, in any form or by any means, without permission in writing from the publisher. The author and publisher of this text have used their best efforts in preparing this text. These
|
Original
|
PDF
|
XC95108
simple microcontroller using vhdl
report 7 segment LED display project
Scrolling LED display project
microcontroller Scrolling message display using LED matrix project
scrolling message fpga application note
7 segment LED display project
microcontroller using vhdl
5 to 32 decoder using 38 decoder vhdl code
combinational logic circuit project
XS95
|
ispLSI 2064V
Abstract: No abstract text available
Text: ispLSI 2064V 3.3V High Density Programmable Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC GLB D Q D Q S B1 D Q EW A3 A5 A4 A6 Input Bus Logic Array B2 D A2 D Q B3 Output Routing Pool ORP A1 B4 ES IG N Global Routing Pool
|
Original
|
PDF
|
139A/2064V
Addre64V-80LT100
100-Pin
064V-80LJ44
44-Pin
064V-80LT44
064V-60LJ84
84-Pin
064V-60LT100
ispLSI 2064V
|
BC470
Abstract: No abstract text available
Text: ® ispLSI and pLSI 2096 High Density Programmable Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC 4000 PLD Gates 96 I/O Pins, Six Dedicated Inputs 96 Registers High Speed Global Interconnect Wide Input Gating for Fast Counters, State
|
Original
|
PDF
|
|
isp1024
Abstract: 5962-9476101mx
Text: ispLSI 1024 In-System Programmable High Density PLD Functional Block Diagram unctional Block Diagram • HIGH-DENSITY PROGRAMMABLE LOGIC — High-Speed Global Interconnect — 4000 PLD Gates — 48 I/O Pins, Six Dedicated Inputs — 144 Registers — Wide Input Gating for Fast Counters, State
|
Original
|
PDF
|
Military/883
1024-80LT
100-Pin
1024-60LJ
68-Pin
1024-60LT
1024-60LJI
1024-60LTI
isp1024
5962-9476101mx
|
Untitled
Abstract: No abstract text available
Text: D-SUBMINIATURE RIGHT ANGLE .318" [8.08] MOUNT DPL & DSL SERIES Introduction: Adam Tech right angle PCB mount .318" footprint D-Sub connectors are a popular interface for many I/O applications. Offered in 9, 15, 25 and 37 positions they are a good choice for a low cost industry
|
Original
|
PDF
|
XC115
|
ispLSI 2064-80LT
Abstract: 2064-100LJ
Text: ® ispLSI and pLSI 2064 High Density Programmable Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC Input Bus — 2000 PLD Gates — 64 I/O Pins, Four Dedicated Inputs — 64 Registers — High Speed Global Interconnect — Wide Input Gating for Fast Counters, State
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: ispLSI and pLSI 1048 ® High-Density Programmable Logic Functional Block Diagram Output Routing Pool E7 E6 E5 E4 E3 E2 E1 E0 S Output Routing Pool F7 F6 F5 F4 F3 F2 F1 F0 D Q A2 A3 A4 Logic Global Routing Pool GRP Array ES Output Routing Pool A0 A1 A5
|
Original
|
PDF
|
0212-80B-isp1048
120-Pin
1048-70LQ
1048-50LQ
1048-80LQ
|
|
|
Untitled
Abstract: No abstract text available
Text: ispLSI 3256 High Density Programmable Logic Functional Block Diagram A1 OR Array A2 A3 B1 B2 B3 N C0 C1 C2 R D Q F1 Twin GLB F0 D Q E3 D Q E2 D Q E1 Global Routing Pool E0 C3 Output Routing Pool • 100% IEEE 1149.1 BOUNDARY SCAN COMPATIBLE F2 D Q Array
|
Original
|
PDF
|
160-MQFP/3256
0212Aisp/3256
3256-70LM
160-Pin
3256-50LM
041A-08isp/3256
|
GE DC 300 ADJUSTABLE SPEED DRIVE
Abstract: SERVICE MANUAL apc es 500 AN5693K ic 401
Text: ICs for TV AN5693K Luminance, chroma and sync. signals processing IC with built-in I2Cbus interface for PAL/NTSC color-TV 1 0.5±0.1 1.0±0.25 Unit : mm • Overview 52 47.7±0.3 ■ Features di p Pl lan nclu ea e se pla m d m des ne ain ain foll htt visit
|
Original
|
PDF
|
AN5693K
AN5693K
AN5637
GE DC 300 ADJUSTABLE SPEED DRIVE
SERVICE MANUAL apc es 500
ic 401
|
1048C
Abstract: No abstract text available
Text: Specifications ispLSI and pLSI 1048C ispLSI and pLSI 1048C ® High-Density Programmable Logic Functional Block Diagram Output Routing Pool Output Routing Pool F7 F6 F5 F4 F3 F2 F1 F0 E7 E6 E5 E4 E3 E2 E1 E0 D7 A2 A4 IG N D Q Logic Global Routing Pool GRP
|
Original
|
PDF
|
1048C
Military/883
1048C
|
2128-80LT
Abstract: No abstract text available
Text: ® ispLSI and pLSI 2128 High-Density Programmable Logic Functional Block Diagram Output Routing Pool ORP Output Routing Pool (ORP) D7 D3 D5 fmax = 100 MHz Maximum Operating Frequency tpd = 10 ns Propagation Delay TTL Compatible Inputs and Outputs Electrically Erasable and Reprogrammable
|
Original
|
PDF
|
|
DB25 straight PCB Mount
Abstract: XC115 E224053 DA15-HD "D-Subminiature Connector" 62 Pin High Density .112 flat washers 13w3 D13W3-PLP-3-3-BL
Text: D-SUBMINIATURE RIGHT ANGLE .318" [8.08] MOUNT Adam Technologies, Inc. DPL & DSL SERIES INTRODUCTION: Adam Tech Right Angle .318” footprint PCB D-Sub connectors are a popular interface for many I/O applications. Offered in 9, 15, 25 and 37 positions they are a good choice for a low cost industry standard
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: ® ispLSI and pLSI 2096 High Density Programmable Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC 4000 PLD Gates 96 I/O Pins, Six Dedicated Inputs 96 Registers High Speed Global Interconnect Wide Input Gating for Fast Counters, State
|
Original
|
PDF
|
2096-100LQ
2096-100LT
2096-80LQ
2096-80LT
2096-125LQ
128-Pin
|
RS442 standard
Abstract: ISO 2110
Text: ADAM TECH ADAM TECHNOLOGIES INC. HIGH DENSITY D-SUB RIGHT ANGLE PCB MOUNT HDL SERIES INTRODUCTION: Adam Tech HDL Series High Density D-Sub Right Angle Mount Connectors are the industry's most popular high density connector. They are well suited for compact designs and I/O applications in
|
OCR Scan
|
PDF
|
MIL-C-24308
RS232,
RS442,
RS449
48-B-106
pos00
RS442 standard
ISO 2110
|
Untitled
Abstract: No abstract text available
Text: Introduction J u n e 1996, ver. 4 P ro g ra m m a b le logic d ev ic e s PLD s a re d ig ita l, u se r-c o n fig u ra b le in te g ra te d circ u its (ICs) u se d to im p le m e n t c u sto m logic fu n ctio n s. PL D s can im p le m e n t a n y B oolean e x p re ssio n o r re g iste re d fu n c tio n w ith b u iltin logic stru c tu re s. In c o n trast, o ff-th e-sh elf logic ICs, su ch a s TTL d ev ices,
|
OCR Scan
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Classic EPLD Family June 1996, ver. 3 Features Data Sheet • ■ ■ ■ ■ ■ ■ ■ ■ Table 1. Classic Device Features Feature EP1810 900 300 450 16 24 48 Maximum user I/O pins 22 38 64 tp D n s 10 12 20 100 76.9 50 f CNT A-DS-CLASSIC-03 EP910 &
|
OCR Scan
|
PDF
|
|
transistor P7o
Abstract: H30P 54SX16
Text: Preliminary v 1 .0 54SX Family FPGAs Features • Unique, In-System Diagnostic and Debug Facility with Silicon Explorer High Perform ance • JTAG Boundary Scan Testing In Compliance with IEEE • 320 MHz I nternal Performance • 4.0 ns Cl ock-to-Out Pin-to-Pin
|
OCR Scan
|
PDF
|
0001o
MO-151
transistor P7o
H30P
54SX16
|