93459 1515
Abstract: a9hv 2488-32 prbs generator using ic chips ber HP71501C onspec MC27256-17/CQ-2231
Text: in conjunction with SONET/SDH OC-48 Transceiver Reference Design Application Note 1172 HP - HFCT-5402D AMCC - S3041 and S3042 Evaluation Board Overview This document describes the operation and usage of the AMCC S3041/S3042 Evaluation Board with the HP HFCT-5402D Single
|
Original
|
PDF
|
OC-48
HFCT-5402D
S3041
S3042
S3041/S3042
5968-5428E
93459 1515
a9hv
2488-32
prbs generator using ic chips ber
HP71501C
onspec
MC27256-17/CQ-2231
|
93459 1515
Abstract: S8501 S8401 weinschel 1515 HP71501C EV3041A HFCT-5402D S3041 S3042 2.4 ghz clock
Text: PRELIMINARY 1.1 PRELIMINARY 1.1 SONET/SDH OC-48 TRANSCEIVER EVALUATION BOARD SONET/SDH OC-48 TRANSCEIVER EVALUATION BOARD EV3041A EV3041A EVALUATION BOARD OVERVIEW This document describes the operation and usage of the AMCC S3041/S3042 Evaluation Board with the HP
|
Original
|
PDF
|
OC-48
EV3041A
S3041/S3042
HFCT-5402D
S3041
S3042
93459 1515
S8501
S8401
weinschel 1515
HP71501C
EV3041A
2.4 ghz clock
|
hp function generator
Abstract: HP 70820A 70841B 85700A HP 85700A 70311A 70841 CKE622 SY69612 SY69712
Text: SONET OC-12 JITTER MEASUREMENT APPLICATION NOTE AN-03 JITTER GENERATION Jitter Generation Definition Bellcore TR-NWT-000499 Issue 4 , section 7.3.3 "Jitter generation is the process whereby jitter appears at the output port of an individual unit of digital equipment in the
|
Original
|
PDF
|
OC-12
AN-03
TR-NWT-000499
TA-NWT-000253
12kHz
70874B
3132A
5700A
11801B
hp function generator
HP 70820A
70841B
85700A
HP 85700A
70311A
70841
CKE622
SY69612
SY69712
|
85700A
Abstract: HP3325B HP 70820A TA-NWT-000253 sinusoidal "signals generation" SY69743 70841 11801B HP70841B SY69952
Text: SONET OC-3 JITTER MEASUREMENT APPLICATION NOTE AN-04 JITTER GENERATION Jitter Generation Definition Bellcore TR-NWT-000499 Issue 4 , section 7.3.3 "Jitter generation is the process whereby jitter appears at the output port of an individual unit of digital equipment in the
|
Original
|
PDF
|
AN-04
TR-NWT-000499
TA-NWT-000253
12KHz
0004A
5700A
3752A
10MHz
20MHz)
11801B
85700A
HP3325B
HP 70820A
TA-NWT-000253
sinusoidal "signals generation"
SY69743
70841
HP70841B
SY69952
|
70841A
Abstract: 1S2070 HP8133 S2070A HP3325B 11801a 277-1236-ND S2070 P150G BLM11A601SPT
Text: REVISION 3.0 REVISION 3.0 FIBRE CHANNEL TRANSCEIVER EVALUATION BOARD FIBRE CHANNEL TRANSCEIVER EVALUATION BOARD EV2070QF EV2070QF EVALUATION BOARD OVERVIEW This document describes operation and usage of the S2070 evaluation board. The evaluation board allows users
|
Original
|
PDF
|
EV2070QF
S2070
70841A
1S2070
HP8133
S2070A
HP3325B
11801a
277-1236-ND
P150G
BLM11A601SPT
|
S2060A
Abstract: AMCC S2060A S2060B AMCC S2060 277-1236-ND EV2060 S2060
Text: REVISION 4.0 REVISION 4.0 GIGABIT ETHERNET TRANSCEIVER EVALUATION BOARDS GIGABIT ETHERNET TRANSCEIVER EVALUATION BOARDS EV2060 EV2060 EVALUATION BOARD OVERVIEW This document describes operation and usage of the S2060 evaluation boards. The evaluation boards allow
|
Original
|
PDF
|
EV2060
S2060
S2060A
AMCC S2060A
S2060B
AMCC S2060
277-1236-ND
EV2060
|
S3040
Abstract: DIP SWITCH EDGE 100PF 10UF 1N4001 EV3040 1n4001 melf 0955-0731
Text: OC-48 CLOCK RECOVERY UNIT EVALUATION BOARD OC-48 CLOCK RECOVERY UNIT EVALUATION BOARD EV3040 EV3040 DESCRIPTION ELECTRICAL CONNECTIONS The S3040 evaluation board provides a flexible platform for verifying the operation of AMCC OC-48 clock recovery units. This document provides information on the board contents and layout. It should
|
Original
|
PDF
|
OC-48
EV3040
S3040
OC-48
DIP SWITCH EDGE
100PF
10UF
1N4001
EV3040
1n4001 melf
0955-0731
|
0955-0731
Abstract: S3050 hp monitor main board schematic circuit 1n4148 hp 1N4148 EV3050 hp 3050 AMCC S3050
Text: OC-48 CLOCK RECOVERY UNIT EVALUATION BOARD OC-48 CLOCK RECOVERY UNIT EVALUATION BOARD EV3050 EV3050 DESCRIPTION ELECTRICAL CONNECTIONS The S3050 Evaluation Board provides a flexible platform for verifying the operation of AMCC OC-48 clock recovery units. This document provides information on the board's contents and layout. It should
|
Original
|
PDF
|
OC-48
EV3050
S3050
OC-48
0955-0731
hp monitor main board schematic circuit
1n4148 hp
1N4148
EV3050
hp 3050
AMCC S3050
|
hp 8133A
Abstract: EV3037QF S3037 microwave transceiver 3.9 SJ-300
Text: EV3037QF EV3037QF SONET/SDH/ATM STS-12 TRANSCEIVER EVALUATION BOARD SONET/SDH/ATM STS-12 TRANSCEIVER EVALUATION BOARD DESCRIPTION The S3037 Evaluation Board provides a flexible platform for verifying the operation of the S3037 transceiver interface circuit. This data sheet provides information on the board contents. It should be used in conjunction
|
Original
|
PDF
|
EV3037QF
STS-12
S3037
S3037
hp 8133A
EV3037QF
microwave transceiver 3.9
SJ-300
|
SLLA064
Abstract: CAT5 cable 784D HFS9003 SN65LVDS31 SN65LVDS32
Text: Application Report SLLA064 - January 2000 Measuring Crosstalk in LVDS Systems Elliott D. Cole, P.E. Data Transmission Applications ABSTRACT Crosstalk has been around since the early days of analog telephony, and is still very much a concern in high-speed digital communication systems. Terms such as near-end crosstalk
|
Original
|
PDF
|
SLLA064
CAT5 cable
784D
HFS9003
SN65LVDS31
SN65LVDS32
|
SLLA064
Abstract: 784D HFS9003 SN65LVDS31 SN65LVDS32 SLLA038 HFS-9003 test picture lvds marking 908
Text: Application Report SLLA064 - January 2000 Measuring Crosstalk in LVDS Systems Elliott D. Cole, P.E. Data Transmission Applications ABSTRACT Crosstalk has been around since the early days of analog telephony, and is still very much a concern in high-speed digital communication systems. Terms such as near-end crosstalk
|
Original
|
PDF
|
SLLA064
784D
HFS9003
SN65LVDS31
SN65LVDS32
SLLA038
HFS-9003
test picture lvds
marking 908
|
0421s
Abstract: fibre 70841B
Text: Agilent HDMP-0421 Single Port Bypass Circuit with CDR for Fibre Channel Arbitrated Loops Data Sheet Description The HDMP-0421 is a Single Port Bypass Circuit PBC with Clock and Data Recovery (CDR) capability included. This integrated circuit provides a low-cost, low-power
|
Original
|
PDF
|
HDMP-0421
5988-8562EN
0421s
fibre
70841B
|
slide switch 1p 3
Abstract: k1306 datasheet M130 V23814-K1306-M130 V23814-S1306-M931 V23814-U1306-M130 V23815-K1306-M130 V23815-K1306-M230 V23815-S1306-M931 MP1632A
Text: V23814-S1306-M931 Test Board, PAROLI Transmitter AC/DC V23815-S1306-M931 Test Board, PAROLI® Receiver AC/DC 1 OVERVIEW Infineon PAROLI Tx and Rx modules provide a 12-channel parallel optical link for high-speed data transmission applications. Two types of PAROLI modules are available: AC discussed in
|
Original
|
PDF
|
V23814-S1306-M931
V23815-S1306-M931
12-channel
D-13623,
slide switch 1p 3
k1306 datasheet
M130
V23814-K1306-M130
V23814-S1306-M931
V23814-U1306-M130
V23815-K1306-M130
V23815-K1306-M230
V23815-S1306-M931
MP1632A
|
HDMP-2634
Abstract: 70841A C0603X7R160-104KNE CB10 E1 to fiber optic converter circuit
Text: Agilent HDMP-2634 2.5/1.25 GBd Serdes Circuit Data Sheet Description This data sheet describes the HDMP-2634 Serdes device for 2.5 GBd serial data rates. The HDMP-2634 Serdes is a silicon bipolar integrated circuit in a metallized QFP package. It provides a
|
Original
|
PDF
|
HDMP-2634
HDMP-2634
10-bit
MP-2634
5980-2107E
70841A
C0603X7R160-104KNE
CB10
E1 to fiber optic converter circuit
|
|
|
Untitled
Abstract: No abstract text available
Text: Agilent HDMP-0422 Single Port Bypass Circuit with CDR & DV for Fibre Channel Arbitrated Loops Data Sheet Description The HDMP-0422 is a Single Port Bypass Circuit PBC with Clock and Data Recovery (CDR) capability included. This integrated circuit provides a low-cost, lowpower physical-layer solution for
|
Original
|
PDF
|
HDMP-0422
HDMP-0422
HDMP0422,
5988-8561EN
|
Untitled
Abstract: No abstract text available
Text: Agilent HDMP-0422 Single Port Bypass Circuit with CDR & DV for Fibre Channel Arbitrated Loops Data Sheet Description The HDMP-0422 is a Single Port Bypass Circuit PBC with Clock and Data Recovery (CDR) capability included. This integrated circuit provides a low-cost, lowpower physical-layer solution for
|
Original
|
PDF
|
HDMP-0422
5988-8561EN
|
HDMP-2630B
Abstract: HDMP-2631B
Text: Agilent HDMP-2630B/2631B 2.125/1.0625 GBd Serdes Circuits Data Sheet Description This data sheet describes the HDMP-2630B/2631B serdes devices for 2.125 GBd serial data rates. References to SSTL_2 in the text will also apply to SSTL_3; however, there are separate tables and figures
|
Original
|
PDF
|
HDMP-2630B/2631B
HDMP-2630B/2631B
serial13
5988-4935EN
HDMP-2630B
HDMP-2631B
|
hp 2631
Abstract: HP 2630 A 2631 hp 2630 datasheet C0603X7R160-104KNE HDMP-2630 A 2631 line receiver HDMP-2631 A 2630 RX-2 -G s
Text: Agilent HDMP-2630/2631 2.125/1.0625 GBd Serdes Circuits Data Sheet Description This data sheet describes the HDMP-2630/2631 serdes devices for 2.125 GBd serial data rates. References to SSTL_2 in the text will also apply to SSTL_3; however, there are separate tables and figures
|
Original
|
PDF
|
HDMP-2630/2631
HDMP-2630/2631
links30/2631
5980-2110E
hp 2631
HP 2630
A 2631
hp 2630 datasheet
C0603X7R160-104KNE
HDMP-2630
A 2631 line receiver
HDMP-2631
A 2630
RX-2 -G s
|
B638
Abstract: OEN MAKE D TYPE CONNECTORS hp 8153a 83487A V23814-S1306-M931 V23815-S1306-M931 multipin HP V23867 50-pin lvds OEN D-SUB CONNECTORS
Text: V23814-S1306-M931 Test Board PAROLI Transmitter AC/DC V23815-S1306-M931 Test Board PAROLI Receiver AC/DC OVERVIEW Siemens PAROLI Tx and Rx modules provide a 12-channel parallel optical link for high-speed data transmission applications. Two types of PAROLI modules are available - AC and DC versions. The AC version provides a 12-channel asynchronous optical link for 12 electrical data inputs, each with a maximum data
|
Original
|
PDF
|
V23814-S1306-M931
V23815-S1306-M931
12-channel
D-13623,
de/semiconductor/products/37/376
B638
OEN MAKE D TYPE CONNECTORS
hp 8153a
83487A
V23814-S1306-M931
V23815-S1306-M931
multipin HP
V23867
50-pin lvds
OEN D-SUB CONNECTORS
|
Untitled
Abstract: No abstract text available
Text: 10 :0 8: 27 PM Agilent HDMP-0422 Single Port Bypass Circuit with CDR & Data Valid Detection Capability for Fibre Channel Arbitrated Loops Data Sheet 3M ar ch ,2 00 6 Features • Supports 1.0625 GBd Fibre Channel operation • Supports 1.25 GBd Gigabit Ethernet GE operation
|
Original
|
PDF
|
HDMP-0422
HDMP-04
5988-8561EN
5988-9759EN
|
PMC-2060488
Abstract: 9246 260am PMC-2060487 HDMP-1032AG
Text: Notice – PMC Product Support Scope for Specified HDMP Part Numbers AM November 21, 2006 12 :2 7: 52 Notice – PMC Product Support Scope for Specified HDMP Part Numbers 07 Distribution: 20 This notice has been added to the front of the datasheets for the “Devices Affected” listed below.
|
Original
|
PDF
|
HDMP-0421G
HDMP-0422G
HDMP-0450G
HDMP-0451G
HDMP-0452G
HDMP-0480G
HDMP-0482G
PMC-2060481*
HDMP-1022G
5988-8561EN
PMC-2060488
9246
260am
PMC-2060487
HDMP-1032AG
|
Untitled
Abstract: No abstract text available
Text: * SO NET/S DH/ATM O C - 1 2 C L O C K R E C O V E R IN G T R A N S C E IV E R SYNERGY SEMICONDUCTOR FEATURES sy m ti2 DESCRIPTION • A complete SONET/SDH Transmitter & Receiver ■ Complies with Bellcore, CCITT and ANSI Specifications ■ Two on-chip PLLs: One for clock generation &
|
OCR Scan
|
PDF
|
44MHz
84MHz
100-pln
SY69712
SY69712
R100-2)
|
SY69612
Abstract: HP 85700A HP53132A
Text: * SONET/SDH/ATM OC-12 TRANSCEIVER SYNERGY SEMICONDUCTOR FEATURES PRELIMINARY INFORMATION SY69612 DESCRIPTION A complete SONET/SDH Transmitter & Receiver Complies with Bellcore, CCiTT and ANSI specifications On-chip PLL for clock generation SONET framing defeatable
|
OCR Scan
|
PDF
|
OC-12
SY69612
SY69612
OC-12
84MHz
44MHz)
SY87612,
STS-12/OC-12
HP 85700A
HP53132A
|
HP70004A
Abstract: HP53132A OV 5642 70874B
Text: * SONET/SDH/ATM OC-3 CLOCK RECOVERING TRANSCEIVER SYNERGY SEM IC O N D UC TO R FEATURES DESCRIPTION • A complete SONET/SDH Transmitter & Receiver ■ Complies with Bellcore, CCITT and ANSI Specifications ■ Two on-chip PLLs: One for clock generation & another for clock recovery
|
OCR Scan
|
PDF
|
SY69411
52Mbit/sec
44MHz
84MHz
100-pln
SY69411
TQ013fll
WAC-013-B
HP70004A
HP53132A
OV 5642
70874B
|
