Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    HSYNC GENERATE PIXEL CLOCK Search Results

    HSYNC GENERATE PIXEL CLOCK Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TB67S539FTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Bipolar Type/Vout(V)=40/Iout(A)=2/Clock Interface Visit Toshiba Electronic Devices & Storage Corporation
    TB67S149AFTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Unipolar Type/Vout(V)=84/Iout(A)=3/Clock Interface Visit Toshiba Electronic Devices & Storage Corporation
    TB67S549FTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Bipolar Type/Vout(V)=40/Iout(A)=1.5/Clock Interface Visit Toshiba Electronic Devices & Storage Corporation
    TB67S589FTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver / Bipolar Type / Vout(V)=50 / Iout(A)=3.0 / CLK input type / VQFN32 Visit Toshiba Electronic Devices & Storage Corporation
    TB67S589FNG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver / Bipolar Type / Vout(V)=50 / Iout(A)=3.0 / CLK input type / HTSSOP28 Visit Toshiba Electronic Devices & Storage Corporation

    HSYNC GENERATE PIXEL CLOCK Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74HC4046 application note

    Abstract: mn3106 74hc4046 74hc4046 PIN DIAGRAM HSYNC GENERATE PIXEL CLOCK 74hc4046 application notes 74hc4046 application Frequency Generator 74HC4046 74HC4046A 74LS624
    Text: Bt261 30 MHz Pixel Clock Monolithic CMOS HSYNC Line Lock Controller The Bt261 HSYNC Line Lock Controller is designed specifically for image capture applications. Either composite video or TTL composite sync information is input via VIDEO. An internal sync separator separates horizontal and vertical sync information. Programmable horizontal and vertical video timing enables recovery of


    Original     		PDF Bt261 Bt261 16-bit 12-bit. 74HC4046 application note mn3106 74hc4046 74hc4046 PIN DIAGRAM HSYNC GENERATE PIXEL CLOCK 74hc4046 application notes 74hc4046 application Frequency Generator 74HC4046 74HC4046A 74LS624

    HD tri-level sync generator

    Abstract: AD 1485 smpte 334m HDTV sync generator hd video sync generator hd-SDI deserializer LVDS SDI SERIALIZER HD-SDI serializer 16 bit parallel tri-level sync generator 334m
    Text: AD_3035 Analog Edge V4 is 7 6/14/06 9:24 AM Page 1 ANALOG edge SM Expert tips, tricks, and techniques for analog designs DESIGN idea Vol. IV, Issue 7 Improving Video Clock Generation in Modern Broadcast Video Systems By Alan Ocampo, Applications Engineer Pixel Clock


    Original     		PDF LMH0031 TQFP-64 com/pf/LM/LMH0031 HD tri-level sync generator AD 1485 smpte 334m HDTV sync generator hd video sync generator hd-SDI deserializer LVDS SDI SERIALIZER HD-SDI serializer 16 bit parallel tri-level sync generator 334m

    46433

    Abstract: Genlock 000-3FF ICS1522 1600X1200 AN01 AN07 AN08 AN10 HSYNC GENERATE PIXEL CLOCK
    Text: Integrated Circuit Systems, Inc. AN10 ICS1522 Application Note 1522 Genlock Typical Performance Overview Video and Graphics re-timing applications require generation of a pixel clock that is phase-locked to the Horizontal Sync HSYNC signal. Because HSYNC can be as low as 15.7


    Original     		PDF ICS1522 100Khz 13-bit 230Mhz) 45kHz) 46433 Genlock 000-3FF 1600X1200 AN01 AN07 AN08 AN10 HSYNC GENERATE PIXEL CLOCK

    AD9884A

    Abstract: AD9884AKS-100 AD9884AKS-140 40000MHZ
    Text: a FEATURES 140 MSPS Maximum Conversion Rate 500 MHz Analog Bandwidth 0.5 V to 1.0 V Analog Input Range 400 ps p-p PLL Clock Jitter Power-Down Mode 3.3 V Power Supply 2.5 V to 3.3 V Three-State CMOS Outputs Demultiplexed Output Ports Data Clock Output Provided


    Original     		PDF MSPS/140 AD9884A C3495a AD9884A AD9884AKS-100 AD9884AKS-140 40000MHZ

    AD9884A

    Abstract: C3495 2508051217Z0 AD9884AKS-100 AD9884AKS-140
    Text: a FEATURES 140 MSPS Maximum Conversion Rate 500 MHz Analog Bandwidth 0.5 V to 1.0 V Analog Input Range 400 ps p-p PLL Clock Jitter Power-Down Mode 3.3 V Power Supply 2.5 V to 3.3 V Three-State CMOS Outputs Demultiplexed Output Ports Data Clock Output Provided


    Original     		PDF MSPS/140 AD9884A C3495 AD9884A 2508051217Z0 AD9884AKS-100 AD9884AKS-140

    DGA5

    Abstract: SCL SDA VSYNC HSYNC PXCK image
    Text: a FEATURES 140 MSPS Maximum Conversion Rate 500 MHz Analog Bandwidth 0.5 V to 1.0 V Analog Input Range 400 ps p-p PLL Clock Jitter Power-Down Mode 3.3 V Power Supply 2.5 V to 3.3 V Three-State CMOS Outputs Demultiplexed Output Ports Data Clock Output Provided


    Original     		PDF MSPS/140 AD9884A S-128) C3495a DGA5 SCL SDA VSYNC HSYNC PXCK image

    HSYNC GENERATE PIXEL CLOCK

    Abstract: VGA capture ICS1531 ICS153X pixel clock generator ttl
    Text: Integrated Circuit Systems, Inc. ICS1531 Document Type: Product Brief Chip Stage: Preliminary Product Preview Triple 8-bit 100/140/165 MSPS ADC with Line-Locked Clock Generator General Description Features The ICS1531-100, -140 and -165 chips are each high-performance, cost-effective, 3-channel, 8-bit


    Original     		PDF ICS1531 ICS1531-100, ICS1531 ICS153X ICS1531and ICS1531PB HSYNC GENERATE PIXEL CLOCK VGA capture pixel clock generator ttl

    Untitled

    Abstract: No abstract text available
    Text: 100 MSPS/140 MSPS Analog Flat Panel Interface AD9884A a FEATURES 140 MSPS Maximum Conversion Rate 500 MHz Analog Bandwidth 0.5 V to 1.0 V Analog Input Range 400 ps p-p PLL Clock Jitter Power-Down Mode 3.3 V Power Supply 2.5 V to 3.3 V Three-State CMOS Outputs


    Original     		PDF MSPS/140 AD9884A AD9884A

    DGA5

    Abstract: AD9884A AD9884AKS-100 AD9884AKS-140 sync slicer SoG
    Text: a FEATURES 140 MSPS Maximum Conversion Rate 500 MHz Analog Bandwidth 0.5 V to 1.0 V Analog Input Range 400 ps p-p PLL Clock Jitter Power-Down Mode 3.3 V Power Supply 2.5 V to 3.3 V Three-State CMOS Outputs Demultiplexed Output Ports Data Clock Output Provided


    Original     		PDF AD9884A DGA5 AD9884AKS-100 AD9884AKS-140 sync slicer SoG

    mr1501

    Abstract: pco14
    Text: a Integrated Digital CCIR-601 YCrCb to PAL/NTSC Video Encoder ADV7175/ADV7176 FEATURES CCIR-601 YCrCb to PAL/NTSC Video Encoder Single 27 MHz Clock Required 2؋ Oversampling Pixel Port Supports: CCIR-656 4:2:2 8-Bit Parallel Input Format 4:2:2 16-Bit Parallel Input Format


    Original     		PDF CCIR-601 ADV7175/ADV7176 ADV7175 44-Lead CCIR-656 16-Bit C00224a mr1501 pco14

    HSYNC, VSYNC input output

    Abstract: ad9883 layout AD9883 AD9883KST-110 HSYNC GENERATE PIXEL CLOCK SoG to hsync vsync
    Text: a FEATURES 110 MSPS Maximum Conversion Rate 300 MHz Analog Bandwidth 0.5 V to 1.0 V Analog Input Range 500 ps p-p PLL Clock Jitter at 110 MSPS 3.3 V Power Supply Full Sync Processing Sync Detect for ”Hot Plugging” Midscale Clamping Power-Down Mode Low Power: 500 mW Typical


    Original     		PDF AD9883 AD9883 C01881 80-Lead ST-80) HSYNC, VSYNC input output ad9883 layout AD9883KST-110 HSYNC GENERATE PIXEL CLOCK SoG to hsync vsync

    Untitled

    Abstract: No abstract text available
    Text: Integrated Digital CCIR-601 to PAL/NTSC Video Encoder ADV7177/ADV7178 FEATURES ITU-R BT601/656 YCrCb to PAL/NTSC video encoder High quality, 9-bit video DACs Integral nonlinearity <1 LSB at 9 bits NTSC-M, PAL-M/N, PAL-B/D/G/H/I Single 27 MHz crystal/clock required ±2 oversampling


    Original     		PDF CCIR-601 ADV7177/ADV7178 BT601/656 32-bit CCIR-656 16-bit comDV7177KSZ-REEL1 ADV7178KS ADV7178KS-REEL 44-Lead

    MR25 resistor

    Abstract: PAL 007 B PAL 007 c PCO15-0 PAL 007 pco14 ADV7178 ADV7177 CCIR-656 MR10
    Text: Integrated Digital CCIR-601 to PAL/NTSC Video Encoder ADV7177/ADV7178 FEATURES ITU-R BT601/656 YCrCb to PAL/NTSC video encoder High quality, 9-bit video DACs Integral nonlinearity <1 LSB at 9 bits NTSC-M, PAL-M/N, PAL-B/D/G/H/I Single 27 MHz crystal/clock required ±2 oversampling


    Original     		PDF CCIR-601 ADV7177/ADV7178 BT601/656 32-bit CCIR-656 16-bit composiDV7177KSZ1 ADV7177KSZ-REEL1 ADV7178KS ADV7178KS-REEL MR25 resistor PAL 007 B PAL 007 c PCO15-0 PAL 007 pco14 ADV7178 ADV7177 MR10

    ad9980

    Abstract: No abstract text available
    Text: High Performance 8-Bit Display Interface AD9980 95 MSPS maximum conversion rate 9% or less p-p PLL clock jitter at 95 MSPS Automated offset adjustment 2:1 input mux Power-down via dedicated pin or serial register 4:4:4, 4:2:2, and DDR output format modes Variable output drive strength


    Original     		PDF AD9980 80-lead ST-80-2 D04740-0-1/05 ad9980

    AD7178

    Abstract: ADV7177 ADV7178 CCIR-656 MR10 TR07 AD7177
    Text: Integrated Digital CCIR-601 to PAL/NTSC Video Encoder ADV7177/ADV7178 FEATURES ITU-R BT601/656 YCrCb to PAL/NTSC video encoder High quality, 9-bit video DACs Integral nonlinearity <1 LSB at 9 bits NTSC-M, PAL-M/N, PAL-B/D/G/H/I Single 27 MHz crystal/clock required ±2 oversampling


    Original     		PDF CCIR-601 ADV7177/ADV7178 BT601/656 32-bit CCIR-656 16-bit composiDV7177KSZ1 ADV7177KSZ-REEL1 ADV7178KS ADV7178KS-REEL AD7178 ADV7177 ADV7178 MR10 TR07 AD7177

    Untitled

    Abstract: No abstract text available
    Text: FEATURES 170 MSPS maximum conversion rate 500 MHz programmable analog bandwidth 0.5 V to 1.0 V analog input range Less than 450 ps p-p PLL clock jitter at 170 MSPS 3.3 V power supply Full sync processing Sync detect for hot plugging 2:1 analog input mux 4:2:2 output format mode


    Original     		PDF MSPS/140 MSPS/170 AD9888 128-Lead S-128-1) AD9888KSZ-100 AD9888KSZ-140 AD9888KSZ-170

    Untitled

    Abstract: No abstract text available
    Text: FUNCTIONAL BLOCK DIAGRAM FEATURES 170 MSPS maximum conversion rate 500 MHz programmable analog bandwidth 0.5 V to 1.0 V analog input range Less than 450 ps p-p PLL clock jitter at 170 MSPS 3.3 V power supply Full sync processing Sync detect for hot plugging


    Original     		PDF 128-Lead S-128-1) AD9888KSZ-100 AD9888KSZ-140 AD9888KSZ-170 D02442-0-12/11 S-128-1

    HSYNC, VSYNC Clock generator rgb

    Abstract: Hsync Vsync generator rgb to hsync vsync ypbpr to dvi-i Hsync Vsync separate Hsync Vsync VGA rca TO VGA ic sync to HSYNC and VSYNC converter YPBPR TO VGA AD9980
    Text: High Performance 10-Bit Display Interface AD9981 10-bit analog-to-digital converter 95 MSPS maximum conversion rate 9% or less p-p PLL clock jitter at 95 MSPS Automated offset adjustment 2:1 input mux Power-down via dedicated pin or serial register 4:4:4, 4:2:2, and DDR output format modes


    Original     		PDF 10-Bit AD9981 10-BIT AD9981KSTZ-801 AD9981KSTZ-951 AD9981/PCB 80-lead ST-80-2 HSYNC, VSYNC Clock generator rgb Hsync Vsync generator rgb to hsync vsync ypbpr to dvi-i Hsync Vsync separate Hsync Vsync VGA rca TO VGA ic sync to HSYNC and VSYNC converter YPBPR TO VGA AD9980

    Untitled

    Abstract: No abstract text available
    Text: a FEATURES 205 MSPS Maximum Conversion Rate 500 MHz Programmable Analog Bandwidth 0.5 V to 1.0 V Analog Input Range Less than 450 ps p-p PLL Clock Jitter at 205 MSPS 3.3 V Power Supply Full Sync Processing Sync Detect for “Hot Plugging” 2:1 Analog Input Mux


    Original     		PDF AD9888 S-128) C02442

    AD9980

    Abstract: HSYNC, VSYNC counter Hsync Vsync counter tv screen pinout lcd rca
    Text: High Performance 8-Bit Display Interface AD9980 95 MSPS maximum conversion rate 9% or less p-p PLL clock jitter at 95 MSPS Automated offset adjustment 2:1 input mux Power-down via dedicated pin or serial register 4:4:4, 4:2:2, and DDR output format modes Variable output drive strength


    Original     		PDF AD9980 80-lead ST-80-2 D04740-0-1/05 AD9980 HSYNC, VSYNC counter Hsync Vsync counter tv screen pinout lcd rca

    TR-02

    Abstract: 170M ADV7177 ADV7178 CCIR-656
    Text: a Preliminary Technical Information Integrated Digital CCIR-601 YCrCb to PAL/NTSC Video Encoder ADV7177/ADV7178 FEATURES CCIR-601 YCrCb to PAL/NTSC Video Encoding NTSC-M/N, PAL-M/N, PAL-B/D/G/H/I 27MHz Oversampled Clocking Rate 32-Bit Direct Digital Synthesiser for Color Sub-Carrier


    Original     		PDF CCIR-601 ADV7177/ADV7178 CCIR-601 27MHz 32-Bit CCIR-656 16-Bit CCIR-470/CCIR-656 TR-02 170M ADV7177 ADV7178

    BT261KPJ

    Abstract: Bt253 BT251 Bt261
    Text: Prelim inary Inform ation This document contains information on a new product. The parametric information, although not fully characterized, is the result of testing initial devices. D istinguishing Features A pplications 30 MHz Pixel Clock M onolithic CMOS


    OCR Scan     		PDF Bt261 Bt261 Bt261KPJ 28-pin BT261KPJ Bt253 BT251

    Untitled

    Abstract: No abstract text available
    Text: Bt261 Distinguishing Features Applications • • • • • • • • • • • • • Programmable 12-bit Video Timing Bidirectional HSYNC and CLOCK Pins Horizontal Sync Noise Gating External VCO Support Standard MPU Interface TTL Compatible + 5 V Monolithic CMOS


    OCR Scan     		PDF Bt261 12-bit 28-pin L261001

    Untitled

    Abstract: No abstract text available
    Text: B t261 Distinguishing Features Programmable 12-bit Video Timing Bidirectional HSYNC and CLOCK Pins Horizontal Sync Noise Gating External VCO Support Standard MPU Interface TTL Compatible + 5 V Monolithic CMOS 28-pin PLCC Package Typical Power Dissipation: 300 mW


    OCR Scan     		PDF 12-bit 28-pin L261001 11Q73 Bt261 7A11G73 0Q3241G