Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    I2S RECEIVE FIFO Search Results

    I2S RECEIVE FIFO Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    LBAA0QB1SJ-295 Murata Manufacturing Co Ltd SX1262 MODULE WITH OPEN MCU Visit Murata Manufacturing Co Ltd
    GRM-KIT-OVER100-DE-D Murata Manufacturing Co Ltd 0805-1210 over100uF Cap Kit Visit Murata Manufacturing Co Ltd
    LBUA5QJ2AB-828 Murata Manufacturing Co Ltd QORVO UWB MODULE Visit Murata Manufacturing Co Ltd
    LXMSJZNCMH-225 Murata Manufacturing Co Ltd Ultra small RAIN RFID chip tag Visit Murata Manufacturing Co Ltd
    LXMS21NCMH-230 Murata Manufacturing Co Ltd Ultra small RAIN RFID chip tag Visit Murata Manufacturing Co Ltd

    I2S RECEIVE FIFO Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    I2S bus specification

    Abstract: No abstract text available
    Text: PSoC Creator Component Datasheet Inter-IC Sound Bus I2S 2.30 Features • Master only • 8 to 32 data bits per sample  16-, 32-, 48-, or 64-bit word select period  Data rate up to 96 kHz with 64-bit word select period: 6.144 MHz  Tx and Rx FIFO interrupts


    Original     		PDF 64-bit I2S bus specification

    I2S bus specification

    Abstract: No abstract text available
    Text: PSoC Creator Component Datasheet Inter-IC Sound Bus I2S 2.20 Features • Master only • 8 to 32 data bits per sample  16-, 32-, 48-, or 64-bit word select period  Data rate up to 96 kHz with 64-bit word select period: 6.144 MHz  Tx and Rx FIFO interrupts


    Original     		PDF 64-bit I2S bus specification

    I2S bus specification

    Abstract: philips I2S bus specification
    Text: PSoC Creator Component Datasheet Inter-IC Sound Bus I2S 2.40 Features • Master only • 8 to 32 data bits per sample  16-, 32-, 48-, or 64-bit word select period  Data rate up to 96 kHz with 64-bit word select period: 6.144 MHz  Tx and Rx FIFO interrupts


    Original     		PDF 64-bit I2S bus specification philips I2S bus specification

    I2S bus specification

    Abstract: i2s specification
    Text: PSoC Creator Component Data Sheet Inter-IC Sound Bus I2S 2.0 Features • Master only • 8 - 32 data bits per sample • 16-, 32-, 48-, or 64-bit word select period • Data rate up to 192 KHz with 64-bit word select period: 12.288 MHz • Tx and Rx FIFO interrupts


    Original     		PDF 64-bit I2S bus specification i2s specification

    I2S bus specification

    Abstract: No abstract text available
    Text: PSoC Creator Component Data Sheet Inter-IC Sound Bus I2S 2.10 Features • Master only • 8 - 32 data bits per sample • 16-, 32-, 48-, or 64-bit word select period • Data rate up to 96 KHz with 64-bit word select period: 6.144 MHz • Tx and Rx FIFO interrupts


    Original     		PDF 64-bit I2S bus specification

    verilog code for amba apb master

    Abstract: verilog code for apb verilog code for amba apb bus i2s philips synchronous fifo design in verilog verilog code for i2s bus testbench of a transmitter in verilog philips I2S bus specification verilog code for 8 bit fifo register testbench verilog ram asynchronous
    Text: Meets Philips Inter-IC Sound Bus Specification Supported modes I2S-APB − I2S Philips Inter-IC Sound Bus Core for AMBA APB − Right Justified − Left Justified − DSP Two clock domains − APB the host side clock do- The I2S-APB core integrates eight channels of Inter-IC Sound compatible serial buses.


    Original     		PDF

    I2S bridge

    Abstract: AN2682 EPM3064 spi to i2s I2S serial bus protocol vhdl code for spi controller implementation on MAX3000A PWM code using vhdl STM32 TIM1 DMA STR711
    Text: AN2682 Application note Connecting I2S audio devices to the STR7/STR9 MCU Introduction This application note describes how to interface the STR7xx SPI peripheral with an audio device Codec, ADC, DAC, filter. using the I2S protocol via an external interface consisting


    Original     		PDF AN2682 STR91x I2S bridge AN2682 EPM3064 spi to i2s I2S serial bus protocol vhdl code for spi controller implementation on MAX3000A PWM code using vhdl STM32 TIM1 DMA STR711

    verilog code for amba ahb bus

    Abstract: verilog code AMBA AHB verilog code for amba ahb master ahb slave verilog code verilog code for i2s bus ahb wrapper verilog code verilog code for ahb bus slave ahb slave RTL verilog i2s amba ahb verilog code
    Text: I2S core meets the Philips InterIC Sound bus specification Supports Master/Slave and Receiver/Transmitter modes I2S-AHB Eight configurable stereo channels Inter-IC Sound Bus Core for AMBA AHB Data mode capabilities: 22.05, 24; 32, 44.1; 48; 88.2; 96; 176.4; 192kHz


    Original     		PDF 192kHz verilog code for amba ahb bus verilog code AMBA AHB verilog code for amba ahb master ahb slave verilog code verilog code for i2s bus ahb wrapper verilog code verilog code for ahb bus slave ahb slave RTL verilog i2s amba ahb verilog code

    i2s specification

    Abstract: I2S bus specification RC32355 i2s RECEIVER I2S serial bus protocol AN-339 CS43L42 IDT74LVC74A 74LVC74A fred
    Text: Connecting RC32355 TDM Interface to I2S Interface RC32355 Application Note AN-339 By Fred Santilo Notes Revision History February 11, 2001: Initial publication. Background The RC32355 is an integrated processor that combines a 32-MIPS instruction set ISA CPU core with a


    Original     		PDF RC32355 AN-339 32-MIPS CS43L42. CS43L42, i2s specification I2S bus specification i2s RECEIVER I2S serial bus protocol AN-339 CS43L42 IDT74LVC74A 74LVC74A fred

    I2S bus specification

    Abstract: verilog code for amba apb master verilog code for apb testbench of a transmitter in verilog philips I2S bus specification i2s specification verilog code for amba apb bus testbench verilog ram asynchronous verilog code for digital clock AMBA BUS vhdl code
    Text:  Meets Philips Inter-IC Sound Bus Specification  Supported modes I2S-APB  I2S Philips Inter-IC Sound Bus Core for AMBA APB  Right Justified  Left Justified  DSP  Two clock domains  APB the host side clock do- The I2S-APB core integrates eight channels of Inter-IC Sound compatible serial buses.


    Original     		PDF

    i2s philips

    Abstract: block diagram for asynchronous FIFO testbench of a transmitter in verilog verilog i2s philips I2S bus specification synchronous fifo design in verilog verilog i2s bus Philips Compact Disc Designer Guide
    Text:  Meets Philips Inter-IC Sound Bus Specification  Supported modes I2S-APB Inter-IC Sound Bus Megafunction for AMBA APB − I2S Philips − Left Justified − Right Justified − DSP  Two clock domains − APB the host side clock do- main − system clock for the I2S


    Original     		PDF

    CHN 920

    Abstract: chn 924 chn 923 CHN 936 CHN 943 CHN 950 CHN 932 chn 947 sport syscon
    Text:  6 5,$/32576 Figure 9-0. Table 9-0. Listing 9-0. The processor has two independent, synchronous serial ports, SPORT0 and SPORT1, that provide an I/O interface to peripheral devices. Each serial port has a set of control registers and data buffers. With a range


    Original     		PDF de000465f1; 32-bit ADSP-21065L CHN 920 chn 924 chn 923 CHN 936 CHN 943 CHN 950 CHN 932 chn 947 sport syscon

    S1C33E07

    Abstract: 12BPP QFP24 QFP24-144pin
    Text: S1C33E07 High-Cost Performance 32-bit RISC Controller 32-bit RISC CPU-Core Optimized for SoC Built-in 8KB RAM SDRAM Controller with Burst Control Generic DMA Controller HSDMA/IDMA 6-ch. PWM Control Timer/Counter Supports Several Interfaces SIO with FIFO (IrDA1.0), SPI, I2S and DCSIO


    Original     		PDF S1C33E07 32-bit S1C33E07 12BPP QFP24 QFP24-144pin

    Untitled

    Abstract: No abstract text available
    Text: IDB-1394 Single Chip Controller MB88388A, MB88389 400Mbps 800Mbps & SoC In-Car Rear Seat Entertainment Network MB88388A BT.601 & Audio SmartCODEC MB88387 MPEG & Audio Front Display for a Head Unit BT.601 & Audio SmartCODEC x 2-ch BT.601 & Audio SmartCODEC


    Original     		PDF IDB-1394 MB88388A, MB88389 400Mbps 800Mbps MB88388A MB88387

    CS4343

    Abstract: No abstract text available
    Text: EP7209 Preliminary Data Sheet FEATURES Ultra-Low-Power Audio Decoder System-on-Chip • Audio decoder system-on-chip — Allows for support of multiple audio decompression algorithms — Supports MPEG 1, 2, & 2.5 layer 3 audio decoding, including ISO compliant MPEG 1 & 2 layer 3 support for


    Original     		PDF EP7209 EP7209 DS453PP1 CS4343

    Untitled

    Abstract: No abstract text available
    Text: EP9302 Data Sheet FEATURES • • • • • Linux , Microsoft® Windows® CE enabled MMU 100 MHz System Bus MaverickCrunch Math Engine • Floating point, integer and signal processing instructions • Optimized for digital music compression and decompression algorithms


    Original     		PDF EP9302 32-bit 128-bit 16-bit EP9302-CQ EP9302-CQZ EP9302-IQ EP9302-IQZ 208-pin

    common features of ARM9

    Abstract: arm9 architecture EP9301 CQ 1.000 crystal oscillator via cpu pin assignment for jtag ARM9 arm9 block diagram 61A8 ARM9 datasheet arm9 pinout
    Text: EP9301 Data Sheet FEATURES • • • • • Entry Level ARM9 Systemon-Chip Processor 166 MHz ARM920T Processor • 16 Kbyte Instruction Cache • 16 Kbyte Data Cache Linux , Microsoft® Windows® CE enabled MMU 66 MHz System Bus MaverickKey IDs • 32-bit unique ID can be used for DRM compliance


    Original     		PDF EP9301 ARM920T 32-bit 128-bit 16-bit DS636PP4 common features of ARM9 arm9 architecture CQ 1.000 crystal oscillator via cpu pin assignment for jtag ARM9 arm9 block diagram 61A8 ARM9 datasheet arm9 pinout

    AC97

    Abstract: ARM920T EP9301 EP9301-CQ EP9301-CQZ AD-1494 USB_M
    Text: EP9301 Data Sheet FEATURES • • • • Linux , Microsoft® Windows® CE enabled MMU 66 MHz System Bus MaverickKey IDs • 32-bit unique ID can be used for DRM compliance 128-bit random ID Integrated Peripheral Interfaces • 16-bit SDRAM Interface up to 4 banks


    Original     		PDF EP9301 32-bit 128-bit 16-bit DS636PP2 EP9301 EP9301-CQ AC97 ARM920T EP9301-CQ EP9301-CQZ AD-1494 USB_M

    DS653PP3

    Abstract: ARM9 interrupts of arm9 61A8 AC97 ARM920T EP9301 EP9302 EP9302-CQ
    Text: EP9302 Data Sheet FEATURES • • • • • Linux , Microsoft® Windows® CE-enabled MMU 100-MHz System Bus MaverickCrunch Math Engine • Floating point, Integer and Signal Processing Instructions • Optimized for digital music compression and decompression algorithms.


    Original     		PDF EP9302 100-MHz 32-bit 128-bit 16-bit DS653PP3 DS653PP3 ARM9 interrupts of arm9 61A8 AC97 ARM920T EP9301 EP9302-CQ

    ARM9

    Abstract: DS636PP5 arm9 architecture 61A8 AC97 ARM920T EP9301 EP9301-CQ EP9301-CQZ EP9301-IQ
    Text: EP9301 Data Sheet FEATURES • • • • • Entry-level ARM9 System-on-chip Processor 166-MHz ARM920T Processor • 16-kbyte Instruction Cache • 16-kbyte Data Cache Linux , Microsoft® Windows® CE, enabled MMU 66-MHz System Bus MaverickKey IDs • 32-bit unique ID can be used for DRM-compliant,


    Original     		PDF EP9301 166-MHz ARM920T 16-kbyte 66-MHz 32-bit 128-bit 16-bit ARM9 DS636PP5 arm9 architecture 61A8 AC97 EP9301-CQ EP9301-CQZ EP9301-IQ

    common features of ARM9

    Abstract: arm9 architecture arm9 pinout arm9 processor architecture EP9301 16-Bit Priority Encoder using two copies of 8 bit ARM9 ARM9 PROCESSOR ARM9 processor based Circuit Diagram arm9 processor datasheet
    Text: EP9301 Data Sheet FEATURES • • • • Linux , Microsoft® Windows® CE, enabled MMU 66-MHz System Bus MaverickKey IDs • 32-bit unique ID can be used for DRM-compliant, 128-bit random ID. Integrated Peripheral Interfaces • 16-bit SDRAM Interface up to 4 banks


    Original     		PDF EP9301 66-MHz 32-bit 128-bit 16-bit DS636F2 common features of ARM9 arm9 architecture arm9 pinout arm9 processor architecture 16-Bit Priority Encoder using two copies of 8 bit ARM9 ARM9 PROCESSOR ARM9 processor based Circuit Diagram arm9 processor datasheet

    EP9302 datasheet

    Abstract: ic ARM9 ep9302 rom ARM9 arm9 pinout EP9302-CQZ 61A8 AC97 ARM920T EP9301
    Text: EP9302 Data Sheet FEATURES • • • • • Linux , Microsoft® Windows® CE-enabled MMU 100-MHz System Bus MaverickCrunch Math Engine • Floating point, Integer and Signal Processing Instructions • Optimized for digital music compression and decompression algorithms.


    Original     		PDF EP9302 100-MHz 32-bit 128-bit 16-bit DS653F2 EP9302 datasheet ic ARM9 ep9302 rom ARM9 arm9 pinout EP9302-CQZ 61A8 AC97 ARM920T EP9301

    DS653PP3

    Abstract: 61A8 AC97 ARM920T EP9301 EP9302 ARM9 with programming ARM9 instruction set EP9302-CQZ arm9 pinout
    Text: EP9302 Data Sheet FEATURES • • • • • Linux , Microsoft® Windows® CE-enabled MMU 100-MHz System Bus MaverickCrunch Math Engine • Floating point, Integer and Signal Processing Instructions • Optimized for digital music compression and decompression algorithms.


    Original     		PDF EP9302 100-MHz 32-bit 128-bit 16-bit DS653PP3 DS653PP3 61A8 AC97 ARM920T EP9301 ARM9 with programming ARM9 instruction set EP9302-CQZ arm9 pinout

    arm9 processor architecture

    Abstract: ARM9 datasheet common features of ARM9 ARM9 arm9 architecture ARM9 instruction set arm9 pinout gps g mouse Receiver ARM920T guide EP9302 datasheet
    Text: EP9302 Data Sheet FEATURES • • • • • Linux , Microsoft® Windows® CE enabled MMU 100 MHz System Bus MaverickCrunch Math Engine • Floating point, integer and signal processing instructions • Optimized for digital music compression and decompression algorithms


    Original     		PDF EP9302 32-bit 128-bit 16-bit DS653PP2 arm9 processor architecture ARM9 datasheet common features of ARM9 ARM9 arm9 architecture ARM9 instruction set arm9 pinout gps g mouse Receiver ARM920T guide EP9302 datasheet