ti486
Abstract: TI-486
Text: Chapter 5 Electrical Specifications Electrical specifications for the T I486 are provided in this chapter. The specifications include electrical connection requirements for all package pins, maximum ratings, recommended operating conditions, dc electrical, and ac
|
OCR Scan
|
TI486DLC/E
TI486DLC/E-V
D31-D0
A31-A2
ti486
TI-486
|
PDF
|
82353
Abstract: intel 82358 82359 82353 intel intel 82353 82358DT
Text: 82353 ADVANCED DATA PATH • Dual Port Architecture Allows Host to Access Memory without Incurring EISA Arbitration ■ Provides Optimal i486 Burst Performance ■ High Performance, Flexible Memory Support: — Designed as a 16-Bit Slice which Interfaces 16, 32, or 64-Bit Memory
|
OCR Scan
|
16-Bit
64-Bit
82353s
128-Bit
32-Bit
164-Pin
t109A
t120A
t120B
82353
intel 82358
82359
82353 intel
intel 82353
82358DT
|
PDF
|
68030
Abstract: No abstract text available
Text: KS84C31/32 FEATURES 40 MHz operation Easy Interface to Motorola and Intel CPUs 68040/68030 burst mode operation i486 burst mode operation Page, static column and nibble mode accesses Interleaved and non-lnterleaved accesses Synchronous and asynchronous operation
|
OCR Scan
|
KS84C31/32
16Mbit
68-pln
KS84C31)
84-pin
KS84C32)
KS84C31/32
68030
|
PDF
|
intel 80256
Abstract: 80286 application 80286 microprocessor paging mechanism 8086 Programmers Reference Manual intel 8086 cpu B0286 CPU mp 4409 486 processor types CACHE MEMORY FOR 8086
Text: I486 MICROPROCESSOR 2.0 ARCHITECTURAL OVERVIEW The 486 microprocessor is a 32-bit architecture with on-chip memory management, floating point and cache memory units. The 486 microprocessor contains all the features of the 386™ microprocessor with enhancements to in
|
OCR Scan
|
I486TM
32-bit
386TM
387TM
intel 80256
80286 application
80286 microprocessor paging mechanism
8086 Programmers Reference Manual
intel 8086 cpu
B0286 CPU
mp 4409
486 processor types
CACHE MEMORY FOR 8086
|
PDF
|
HDLC LAPB
Abstract: 33 gph fly back eia232 FM0 encoder IC siemens t137 siemens to2 t137 CHR10 pt 2258 encoder GT-96010A-P-0 TCDT 1102 D
Text: GT-96010A Remote Access Coprocessor Please contact Galileo Technology for possible updates before finalizing a design. FEATURES - Direct interface to i960 Jx family of CPUs • • • • • • • • - Interface to i960Hx and i486 with minimal glue logic
|
Original
|
GT-96010A
i960Hx
RC32364,
401GF
128Mbyte
256K-4M
32-bit
16-bit
GT-96010-P-0
keting\Docs\Archive\96010A\Datasheet\Rev0
HDLC LAPB
33 gph
fly back eia232
FM0 encoder IC
siemens t137
siemens to2 t137
CHR10
pt 2258 encoder
GT-96010A-P-0
TCDT 1102 D
|
PDF
|
IDT71589
Abstract: fm 7088
Text: Integrated Device Technology, inc. PRELIMINARY IDT7MP6085 IDT7MP6087 128K/ 256K BYTE CMOS SECONDARY CACHE MODULE FOR THE INTEL i486™ FEATURES: • 128K/ 256K byte pin compatible secondary cache modules • Ideal for use with Chips and Technologies M/PAX™
|
OCR Scan
|
i486TM
IDT7MP6085
IDT7MP6087
IDT71589
50MHz
IDT7MP6087
IDT7MP6085/
fm 7088
|
PDF
|
74FCT16373
Abstract: No abstract text available
Text: PRELIMINARY IDT7MB6091 128KB SECONDARY CACHE MODULE FOR THE INTEL i486™ Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • Pin compatible with the Intel 485Turbocache™ 82485MB • 128KB direct mapped, write-through, non-sectored, zero wait-state secondary cache module
|
OCR Scan
|
128KB
i486TM
IDT7MB6091
485TurbocacheTM
82485MB
486-based
485Turbocache
IDT71589
IDT71B74
74FCT16373
|
PDF
|
i386 dx
Abstract: i386 i486 sx i386 SL Pentium Processors i386 ex INTEL I386 i486 CAD-UL
Text: INTEGRATED DEVELOPMENT ENVIRONMENT KONTRON ELEKTRONIK CORP. ORGANON Software Suite For Kontron Elektronik • ■ ■ ■ ■ ■ ■ ■ ■ ■ Integrated Tool Chain for all i386 , i486™ and Pentium Processors Kontron Elektronik Tool Partner Embedded Development with Native
|
Original
|
i386TM,
i486TM
i386TM
RS6000
i386 dx
i386
i486 sx
i386 SL
Pentium Processors
i386 ex
INTEL I386
i486
CAD-UL
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 128K BYTE CMOS SECONDARY CACHE MODULE FOR THE INTEL i486™ PRELIMINARY IDT7MP6086 Integrateli Device Technology, Inc. FEATURES: • 128K byte direct mapped secondary cache module • Uses the IDT71589 32K x 9 CacheRAM™ with burst counter and self-timed write
|
OCR Scan
|
i486TM
IDT7MP6086
IDT71589
50MHz
IDT7MP6086,
IDT7MP6086
7MP6086
|
PDF
|
stk 142 150
Abstract: i486DX2 66 NEC 9801 7SEGMENT 7segment displays Datasheet, Circuit Cross a006 a00a I80486 stk 142 150 data sheet te 4017
Text: USER’S MANUAL ID850 INTEGRATED DEBUGGER SM850 SYSTEM SIMULATOR OPERATION Windows-based Document No. U11196EJ2V0UM00 2nd edition Date Published April 1997 N Printed in Japan Trademarks • IBM-PC/AT is a trademark of IBM Corp. • i380 and i486 are trademarks of Intel Corp.
|
Original
|
ID850
SM850
U11196EJ2V0UM00
80486SX
Windows95
stk 142 150
i486DX2 66
NEC 9801
7SEGMENT
7segment displays Datasheet, Circuit Cross
a006
a00a
I80486
stk 142 150 data sheet
te 4017
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ISSI IS61SP6464 64Kx 64 SYNCHRONOUS PIPELINE STATIC RAM PRELIMINARY JUNE 1998 FEATURES DESCRIPTION • Fast access time: The IS S I IS61SP6464 is a high-speed, low-power synchro nous static RAM designed to provide a burstable, highperformance, secondary cache for the i486 , Pentium™,
|
OCR Scan
|
IS61SP6464
IS61SP6464
680X0â
ns-83
ns-75
ns-66
IS61SP6464-1OOTQ
IS61SP6464-1OOPQ
IS61SP6464-6TQ
IS61SP6464-6PQ
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOSEL VITELIC PRELIMINARY V63C31322048 64K X 32 CMOS SYNCHRONOUS BURST PIPELINED SRAM Features Functional Description • ■ ■ ■ ■ ■ ■ ■ ■ The V63C31322048 is a high-speed synchronous burst pipelined CMOS SRAM organized as 65,536 words by 32 bits that supports both i486/
|
Original
|
V63C31322048
V63C31322048
i486/
680X0/Power
|
PDF
|
ir tk 69
Abstract: No abstract text available
Text: IS61LV632A 32K x 32 SYNCHRONOUS FAST STATIC RAM PRELIMINARY MAY 1998 FEATURES DESCRIPTION • Fast access time: The IS S IIS61LV632A is a high-speed, low-power synchro nous static RAM designed to provide a burstable, highperformance, secondary cache for the i486 , Pentium™,
|
OCR Scan
|
IS61LV632A
ns-125
ns-100
ns-83
ns-75
ns-66
100-Pin
IS61LV632A-4TQ
IS61LV632A-4PQ
IS61LV632A-5TQ
ir tk 69
|
PDF
|
lds 7 segment LDS 5161 AK
Abstract: 24C01C-I/led 7 segment LDS 5161 AK 12/led 7 segment LDS 5161 AK 24aa32aft-i/lds 7 segment LDS 5161 AK -20/led 7 segment LDS 5161 AH
Text: intei i486 MICROPROCESSOR • High Performance Design — Frequent Instructions Execute in One Clock — 25 MHz and 33 MHz Clock Frequencies — 80 and 106 Mbyte/Sec Burst Bus — CHMOS IV Process Technology — Dynamic Bus Sizing for 8-, 16- and 32-Bit Busses
|
OCR Scan
|
32-Bit
lds 7 segment LDS 5161 AK
24C01C-I/led 7 segment LDS 5161 AK
12/led 7 segment LDS 5161 AK
24aa32aft-i/lds 7 segment LDS 5161 AK
-20/led 7 segment LDS 5161 AH
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: ISSI IS61SP6464 64Kx 64 SYNCHRONOUS PIPELINE STATIC RAM PRELIMINARY APRIL 1999 FEATURES DESCRIPTION • Fast access time: The IS S IIS61SP6464 is a high-speed, low-power synchro nous static RAM designed to provide a burstable, highperformance, secondary cache for the i486 , Pentium™,
|
OCR Scan
|
IS61SP6464
128-Pin
1SP6464-7PQ
IS61SP6464-8TQ
IS61SP6464-8PQ
IS61SP6464-133TQI
IS61SP6464-133PQI
IS61SP6464-117TQI
IS61SP6464-117PQI
IS61SP6464-100TQI
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS CacheRAM 32K X 9-BIT 288K-BIT BURST COUNTER & SELF-TIMED WRITE ADVANCE INFORMATION IDT71589 FEATURES: DESCRIPTION: • • • • The IDT71589 is an extremely high-speed 32K x 9-bit static RAM with full on-chip hardware support of the Intel i486 CPU
|
OCR Scan
|
288K-BIT)
IDT71589
IDT71589
MIL-STD-883,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 32K x 32 SYNCHRONOUS FAST STATIC RAM PRELIMINARY NOVEMBER 1996 FEATURES DESCRIPTION • Fast access time: The IS S IIS61LV632A is a high-speed, low-power synchro nous static RAM designed to provide a burstable, highperformance, secondary cache for the i486 , Pentium™,
|
OCR Scan
|
IIS61LV632A
680X0â
ns-125
ns-100
ns-83
ns-75
ns-66
IS61LV632A-5TQ
IS61LV632A-5PQ
IS61LV632A-6TQ
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ISSI IS61C632A 32K x 32 SYNCHRONOUS FAST STATIC RAM ADVANCE INFORMATION SEPTEMBER 1995 FEATURES DESCRIPTION • The IS SI IS61C632A is a high-speed, low-power synchro nous static RAM designed to provide a burstable, highperformance, secondary cache for the i486 , Pentium™,
|
OCR Scan
|
IS61C632A
ns-75
ns-60
ns-50
IS61C632A
i486TM,
680X0TM,
SR81995C32A
SR01995C32A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ISSI IS61SP6464 64Kx 64 SYNCHRONOUS PIPELINE STATIC RAM ADVANCE INFORMATION APRIL 1998 FEATURES DESCRIPTION • Fast access time: The IS S IIS61SP6464 is a high-speed, low-power synchro nous static RAM designed to provide a burstable, highperformance, secondary cache for the i486 , Pentium™,
|
OCR Scan
|
IS61SP6464
ns-100
ns-83
ns-75
ns-66
128-Pin
IS61SP6464-5TQ
IS61SP6464-5PQ
IS61SP6464-6TQ
IS61SP6464-6PQ
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ISSI IS61C632A 32K x 32 SYNCHRONOUS PIPELINED STATIC RAM MAY 1998 FEATURES DESCRIPTION • Fast access time: The IS S I IS61C632A is a high-speed, low-power synchro nous static RAM designed to provide a burstable, highperformance, secondary cache for the i486 , Pentium™,
|
OCR Scan
|
IS61C632A
IS61C632A
i486TM,
680X0TM,
IS61C632A-4TQ
IS61C632A-4PQ
IS61C632A-5TQ
IS61C632A-5PQ
IS61C632A-6TQ
IS61C632A-6PQ
|
PDF
|
1S61LV
Abstract: HP 2231 IS61LV632A
Text: 32K x 32 SYNCHRONOUS FAST STATIC RAM PRELIMINARY NOVEMBER 1996 FEATURES DESCRIPTION • The I S S I IS61LV632A is a high-speed, low-power synchro nous static RAM designed to provide a burstable, high performance, secondary cache for the i486 , Pentium™,
|
OCR Scan
|
ns-125
ns-100
ns-83
ns-75
ns-66
100-Pin
IS61LV632A-4PQ
IS61LV632A-5TQ
IS61LV632A-5PQ
IS61LV632A-6TQ
1S61LV
HP 2231
IS61LV632A
|
PDF
|
A20MI
Abstract: 486 stepping
Text: I486 MICROPROCESSOR nal memory in the same manner as the 386 micro processor The address lines form the upper 30 bits of the address and the byte enables select individual bytes within a 4 byte location. The address lines are bidirectional for use in cache line invalidations.
|
OCR Scan
|
I486TM
A20MI
486 stepping
|
PDF
|
c632a
Abstract: IS61C632A
Text: IS61C632A 32K x 32 SYNCHRONOUS PIPELINED STATIC RAM SEPTEMBER 1997 FEATURES DESCRIPTION • Fast access time: The IS S I IS61C632A is a high-speed, low-power synchro nous static RAM designed to provide a burstable, high performance, secondary cache for the i486 , Pentium™,
|
OCR Scan
|
IS61C632A
ns-125
ns-100
ns-83
ns-75
ns-66
100-Pin
IS61C632A-4TQ
IS61C632A-4PQ
IS61C632A-5TQ
c632a
IS61C632A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IS61C632A m i 32K x 32 SYNCHRONOUS PIPELINED STATIC RAM SEPTEMBER 1997 FEATURES DESCRIPTION • The I S S I IS61C632A is a high-speed, low-power synchro nous static RAM designed to provide a burstable, highperformance, secondary cache for the i486 , Pentium™,
|
OCR Scan
|
IS61C632A
IS61C632A
680X0â
32A-4TQ
IS61C632A-4PQ
IS61C632A-5TQ
IS61C632A-5PQ
IS61C632A-6TQ
IS61C632A-6PQ
IS61C632A-7TQ
|
PDF
|