ARM11 processor block diagram
Abstract: ARM11 processor NFP-3240
Text: SiNFP-32xx Flow Processor: Ruggedized Netronome NFP; 133 MHz DDR3 Product Highlights • Source-code compatibility including backwards-compatibility with Intel IXP28XX microengines for customer application migration • High-performance solution with low power consumption for a broad
|
Original
|
SiNFP-32xx
IXP28XX
Mpps/20
70-million
64-byte
SiNFP-3224-0-A2-BM10
SiNFP-3224-0-A2-CM10
SiNFP-3224-0-A2-DM10
SiNFP-3224-8-A2-AM10
SiNFP-3224-8-A2-BM10
ARM11 processor block diagram
ARM11 processor
NFP-3240
|
PDF
|
HX300
Abstract: Xelerated marvell ethernet switch IEEE1588 integrated mac and phy
Text: Marvell Xelerated HX300 Family of Network Processors 100 Gbps - 160 Gbps NPUs with Integrated Traffic Manager, Switch, Programmable Pipeline and Ethernet MACs PRODUCT OVERVIEW The Marvell Xelerated® HX300 family of network processors NPUs are leading Carrier Ethernet packet processing devices
|
Original
|
HX300
AX300/AX200erprise
HX300-02
Xelerated
marvell ethernet switch
IEEE1588 integrated mac and phy
|
PDF
|
CS6051
Abstract: MAC+120G
Text: Product Brief CS605x Family of Transport Processors Key Features Product Overview Transport and mapping of 100G, 40G, and 10G signals for OTN and Ethernet networks Aggregation & de-aggregation of up to ten 10GE/ODU2 e , and two 40GE/
|
Original
|
CS605x
10GE/ODU2
40GE/
120G-capable
1588v2
CS6054
CS6051
MAC+120G
|
PDF
|
interlaken network processor
Abstract: OC-768 10G serdes bert overhead processor Cortina Systems
Text: TM Product Brief Cortina Systems CS1999 40G SONET/SDH Framer and POS Mapper Overview 40G POS Mapper is connected to the receive and transmit ports of the System Interface. The Cortina Systems® CS1999 OC-768 SONET Framer/ Mapper CS1999 Framer Application Specific Standard
|
Original
|
CS1999
OC-768
OC-192)
OC-768)
interlaken network processor
10G serdes bert
overhead processor
Cortina Systems
|
PDF
|
88E6097
Abstract: 88E6020 88E1119 88E6071 Marvell 88E1512 88AP270M 88W8897 Marvell PHY 88E6352 88PG867 MV64460
Text: 2015 Marvell Product Selector Guide TOTAL SOLUTIONS FROM MARVELL Providing a b ro a d s p e c t r u m o f s o l u t i o n s a c ro ss a w i d e ra n g e o f m a r ke t s e g m e n t s . TABLE OF CONTENTS Application Processors .
|
Original
|
CH-1163
88E6097
88E6020
88E1119
88E6071
Marvell 88E1512
88AP270M
88W8897
Marvell PHY 88E6352
88PG867
MV64460
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TM Product Brief Cortina Systems CS1999 40G SONET/SDH Framer and POS Mapper Overview 40G POS Mapper is connected to the receiv e and transmit ports of the S ystem Interface. The Cortina Systems® CS1999 OC-768 SONET Framer/ Mapper CS1999 Framer Application Specific Standard
|
Original
|
CS1999
OC-768
|
PDF
|
tcam
Abstract: ternary content addressable memory 100GbE Altera Stratix V datasheets of optical fpgas 100g phy interlaken network processor receiver ber fec 100G 40GBASE-R 10Gbase-kr transmitter
Text: Addressing 100-GbE Line-Card Design Challenges on 28-nm FPGAs WP-01128-1.1 White Paper As various standard bodies finalize their 100G standards for transport, Ethernet, and optical interfaces, FPGAs play a vital role for early adopters of technology who want
|
Original
|
100-GbE
28-nm
WP-01128-1
40-GbE/100-GbE
tcam
ternary content addressable memory
100GbE
Altera Stratix V
datasheets of optical fpgas
100g phy
interlaken network processor
receiver ber fec 100G
40GBASE-R
10Gbase-kr transmitter
|
PDF
|
Marvell 88E1512
Abstract: 88E6352 88E6176 Marvell 88E1510 88E6172 88E6071 88E6020 88E6161 88E6097 88w8782
Text: 2012 Marvell Product Selector Guide TOTAL SOLUTIONS FROM MARVELL Providing a b ro a d s p e c t r u m o f s o l u t i o n s a c ro ss a w i d e ra n g e o f m a r ke t s e g m e n t s . TABLE OF CONTENTS Application Processors .
|
Original
|
|
PDF
|
Achronix Semiconductor
Abstract: No abstract text available
Text: I Speedster22i HD FPGA Family DS004 Rev. 2.6 – May 8, 2014 Preliminary Highlights • • • Advanced highest-density and highest‐bandwidth FPGA • Over 1.7 million effective look‐up‐tables • Abundant embedded hard IP for communica‐
|
Original
|
Speedster22i
DS004
Achronix Semiconductor
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Freescale Semiconductor Product Brief Document Number:T4240PB Rev 0, 06/2013 T4240 Product Brief Also supports T4160 Contents 1 Introduction 1 The T4240 QorIQ multicore processor combines 12 dualthreaded e6500 Power Architecture processor cores for a
|
Original
|
T4240PB
T4240
T4160
e6500
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Marvell Xelerated AX300/AX200 Family of Programmable Ethernet Switches With Integrated Programmable Switching, Traffic Management and Ethernet MACs PRODUCT OVERVIEW The Marvell Xelerated® AX300/AX200 family of programmable Ethernet switches represents a new generation of devices
|
Original
|
AX300/AX200
AX300/AX200
AX300/AX200-02
|
PDF
|
EZchip
Abstract: EZchip NP3 EZchip NP4 QSGMII tcam 45X45 Hamilton 2077930 interlaken network processor NP-4 Ezchip
Text: EZchip Technologies NP-4 100-Gigabit Network Processor for Carrier Ethernet Applications Product Brief Features Single-chip, programmable, 100-Gigabit throughput 50-Gigabit full duplex wire-speed network processor Line card, services card, pizza box and switch card
|
Original
|
100-Gigabit
50-Gigabit
200Mpps
EZchip
EZchip NP3
EZchip NP4
QSGMII
tcam
45X45
Hamilton
2077930
interlaken network processor
NP-4 Ezchip
|
PDF
|
Prestera
Abstract: No abstract text available
Text: Marvell Prestera 98EX3316 Advanced Multi-layer High-Capacity Packet Processor for Enterprise, Data Center, and Metro Ethernet PRODUCT OVERVIEW The Marvell Prestera® 98EX3316 packet processors deliver multi-layer Gigabit Ethernet GbE , 10GbE, 40GbE, and
|
Original
|
98EX3316
98EX3316
10GbE,
40GbE,
100GbE
98EX3316-001
Prestera
|
PDF
|
Achronix Semiconductor
Abstract: ACX-KIT-HD1000-100G
Text: PRODUCT BRIEF HD1000 Development Kit HD1000 DEV KIT HIGHLIGHTS Development Board Features • HD1000 22-nm FPGA see below for FPGA details • CFP cage for 100GE line interface –– Adaptable to 2x40GE or 10x10GE • Interlaken interface (AirMax connector pair)
|
Original
|
HD1000
22-nm
100GE
2x40GE
10x10GE
135Gb/s
576Mb
PB025
Achronix Semiconductor
ACX-KIT-HD1000-100G
|
PDF
|
|
Prestera 98DX4251
Abstract: Prestera DX Networking 98DX4251 Marvell prestera dx marvell Prestera Prestera
Text: Marvell Prestera 98DX4251 Next-generation Packet Processor for Service Delivery Applications PRODUCT OVERVIEW The Marvell Prestera® DX family of packet processors enables high-density 10GbE/1GbE solutions in service provider and campus applications. Prestera 98DX4251 is the eighth-generation Prestera DX product that enables line-rate packet processing with a mix
|
Original
|
98DX4251
10GbE/1GbE
98DX4251
10GbE
98DX4251-02
Prestera 98DX4251
Prestera DX
Networking
Marvell prestera dx
marvell Prestera
Prestera
|
PDF
|
100GBASE-R
Abstract: QSFP 40G transceiver 40GBASE-R CPRI multi rate gearbox pcie gen3 QSFP optical active cable QSFP M20K 5SGX
Text: Stratix V Device Family Overview SV51001-1.3 This document provides an overview of the Stratix V device features. Many of these features are enabled in the Quartus ® II software version 10.0. The remaining features will be enabled in future versions of the Quartus II software.
|
Original
|
SV51001-1
28-nm
100GBASE-R
QSFP 40G transceiver
40GBASE-R
CPRI multi rate
gearbox
pcie gen3
QSFP optical active cable
QSFP
M20K
5SGX
|
PDF
|
HF35-F1152
Abstract: KF40-F1517 5sgxa3 eye-q 400 NF40-F1517 interlaken gf35 NF45 KF35-F1152
Text: Stratix V Device Family Overview January 2011 SV51001-1.6 SV51001-1.6 This document provides an overview of the Stratix V devices and their features. Many of these devices and features are enabled in the Quartus ® II software version 10.1. The remaining devices and features will be enabled in future versions of the
|
Original
|
SV51001-1
28-nm
HF35-F1152
KF40-F1517
5sgxa3
eye-q 400
NF40-F1517
interlaken
gf35
NF45
KF35-F1152
|
PDF
|
b 103g
Abstract: interlaken ternary content addressable memory WP-01127-1 computer networking diagram Double high-speed switching diode optical switch fabric interlaken network processor tcam Altera Stratix V
Text: Integrating 100-GbE Switching Solutions on 28-nm FPGAs WP-01127-1.1 White Paper With high-speed 100-GbE communication network standards converging, switching functions play a key role in the smooth functioning of the Internet. The aggregated network traffic doubles every six months and grows in complexity as it is transported
|
Original
|
100-GbE
28-nm
WP-01127-1
b 103g
interlaken
ternary content addressable memory
computer networking diagram
Double high-speed switching diode
optical switch fabric
interlaken network processor
tcam
Altera Stratix V
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MegaCore IP Library Release Notes MegaCore IP Library Release Notes 101 Innovation Drive San Jose, CA 95134 www.altera.com RN-IP-13.1 Feedback 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
RN-IP-13
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Altera Transceiver PHY IP Core User Guide Subscribe Feedback UG-01080 2013.7.1 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Introduction to the Protocol-Specific and Native Transceiver PHYs.1-1 Protocol-Specific Transceiver
|
Original
|
UG-01080
|
PDF
|
BCM88750
Abstract: BCM56840 BCM5684 BCM88650 BCM88030 BCM56640 bcm5664 10G-PON 40GbE NetLogic
Text: Broadcom B CM8 86 50 S e ries World Most Dense 100GbE Swi tc h i n g S o lut io n 200G INTEGRATED PACKET PROCESSOR, TRAFFIC MANAGER, AND FABRIC INTERFACE SINGLE-CHIP DEVICE Overview Highlights • Highly scalable, field-proven DUNE architecture Traffic Manager, with deep packet buffers
|
Original
|
100GbE
BCM88650
10GbE,
40GbE,
88650-PB200-R
BCM88750
BCM56840
BCM5684
BCM88030
BCM56640
bcm5664
10G-PON
40GbE
NetLogic
|
PDF
|
adaptive algorithm dpd
Abstract: virtex GTH xilinx digital Pre-distortion DSP48E1 SX475T FPGA Virtex 6 Ethernet Virtex 6 3G-SDI serializer 6.25G interlaken network processor
Text: FPGA FAMILY virtex-6 FPGAs Th e H ig h-Pe r for mance Prog ram mab le Si licon Fou n dation for Targ ete d Desig n Platfor ms Satisfying the Insatiable Demand for Higher Bandwidth The Programmable Imperative The High-Performance Silicon Foundation • Competitive forces are driving
|
Original
|
|
PDF
|
QSFP28 I2C
Abstract: No abstract text available
Text: Arria 10 Device Overview 2013.09.04 AIB-01023 Subscribe Feedback Altera’s Arria FPGAs and SoCs deliver optimal performance and power efficiency in the midrange. By using TSMC's 20-nm process technology on a high-performance architecture, Arria 10 FPGAs and SoCs
|
Original
|
AIB-01023
20-nm
QSFP28 I2C
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ACX-KIT-HD1000-100G Development Kit User Guide UG034, March 11, 2014 UG034, March 11, 2014 1 Copyright Info Copyright 2014 Achronix Semiconductor Corporation. All rights reserved. Achronix is a trademark and Speedster is a registered trademark of Achronix Semiconductor Corporation.
|
Original
|
ACX-KIT-HD1000-100G
UG034,
633MHz.
|
PDF
|