interlaken
Abstract: CEI-6G-SR interlaken Design guide interlaken protocol FEC 10G CDR 8B10B CRC24
Text: AN 573: Implementing the Interlaken Protocol in Stratix IV Transceivers December 2009 AN-573-1.1 Introduction This application note describes how to implement the Interlaken protocol in 40 Gbps and 100 Gbps applications with Stratix IV transceivers Stratix IV GX and Stratix IV
|
Original
|
AN-573-1
interlaken
CEI-6G-SR
interlaken Design guide
interlaken protocol
FEC 10G CDR
8B10B
CRC24
|
PDF
|
verilog code of parallel prbs pattern generator
Abstract: No abstract text available
Text: PHY IP Design Flow with Interlaken for Stratix V Devices AN-634-1.0 Application Note This application note describes implementing and simulating the protocol-specific PHY intellectual property IP core in Stratix V devices using the Interlaken PHY IP interface. You can use the reference design file described in this application note to
|
Original
|
AN-634-1
verilog code of parallel prbs pattern generator
|
PDF
|
CRC24
Abstract: No abstract text available
Text: Speedster22i Interlaken User Guide UG032 – April 28, 2014 UG032, April 28, 2014 1 Copyright Info Copyright 2014 Achronix Semiconductor Corporation. All rights reserved. Achronix is a trademark and Speedster is a registered trademark of Achronix Semiconductor Corporation. All other trademarks are the property of their
|
Original
|
Speedster22i
UG032
UG032,
CRC24
|
PDF
|
interlaken
Abstract: gearbox rev pcie Design guide parallel scrambler PCI remote control transmitter and receiver circuit interlaken protocol gearbox 10GBASE-R pcie Gen2 payload 10GBASE-LR
Text: 4. Transceiver Protocol Configurations in Stratix V Devices SV52005-1.0 This chapter provides the transceiver channel datapath, clocking guidelines, channel placement guidelines, and a brief description of protocol features supported in each transceiver configuration for Stratix V devices.
|
Original
|
SV52005-1
10GBASE-R
interlaken
gearbox rev
pcie Design guide
parallel scrambler PCI
remote control transmitter and receiver circuit
interlaken protocol
gearbox
10GBASE-R
pcie Gen2 payload
10GBASE-LR
|
PDF
|
interlaken
Abstract: Sarance Technologies Xlaui EP4S40G2 TCAM 2009 100g EP4S100G4 baser
Text: Designing with 40-nm Stratix IV GT devices—only FPGAs with integrated 11.3-Gbps transceivers 40G/100G network applications From Internet protocol television IPTV to online videos and high-definition programming, bandwidth-heavy applications are continuing to flourish. To support these demands, build your aggregated carrier and transmission
|
Original
|
40-nm
40G/100G
SS-01051-2
interlaken
Sarance Technologies
Xlaui
EP4S40G2
TCAM 2009
100g
EP4S100G4
baser
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Recommended Protocol Configurations for Stratix IV GX FPGAs AN-577-3.0 Application Note The architecture of the Altera Stratix ® IV GX FPGA is designed to accommodate the widest range of protocol standards spread over multiple data rates and data rate ranges. This application note helps you implement the protocols shown in Table 1
|
Original
|
AN-577-3
|
PDF
|
JESD204
Abstract: AN-577-2 interlaken GPON
Text: AN 577: Recommended Protocol Configurations for Stratix IV GX FPGAs December 2009 AN-577-2.0 Introduction The architecture of the Altera Stratix ® IV GX FPGA is designed to accommodate the widest range of protocol standards spread over multiple data rates and data rate
|
Original
|
AN-577-2
JESD204)
JESD204
interlaken
GPON
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 4 Transceiver Configurations in Stratix V Devices 2013.05.06 SV52005 Subscribe Feedback Stratix V devices have a dedicated transceiver physical coding sublayer PCS and physical medium attachment (PMA) circuitry. To implement a protocol, use a PHY IP listed in Table 4-1.
|
Original
|
SV52005
10GBASE-R
10GBASE-KR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Altera Transceiver PHY IP Core User Guide Subscribe Feedback UG-01080 2013.7.1 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Introduction to the Protocol-Specific and Native Transceiver PHYs.1-1 Protocol-Specific Transceiver
|
Original
|
UG-01080
|
PDF
|
interlaken
Abstract: CORTINA intel XFP
Text: Product Brief Cortina Systems CS3487 4-port 10 Gigabit Oversubscription Ethernet Aggregator Overview Cortina in Communications The Cortina Systems® CS3487 4-port 10 Gigabit Oversubscription Ethernet Aggregator CS3487 is a 4port 10 Gigabit oversubscription Ethernet aggregator for
|
Original
|
CS3487
CS3487)
interlaken
CORTINA
intel XFP
|
PDF
|
RFC-2698
Abstract: 10GEMAC
Text: TM Product Brief Cortina Systems CS3487 4-port 10G Oversubscription Ethernet Aggregator Overview scheduling options, CS3487 Ethernet Aggregator delivers the strongest oversubscription feature set in the industry. It also supports per-VLAN policing, statistics, tagging, and classification to assist the
|
Original
|
CS3487
CS3487
RFC-2698
10GEMAC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TM Product Brief Cortina Systems CS3477 4-port 10G Line-rate or Oversubscribed Ethernet Aggregator Overview and strict priority and round-robin scheduling options, the CS3477 Ethernet Aggregator delivers the strongest oversubscription feature set in the industry. It also
|
Original
|
CS3477
CS3477
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Product Brief Cortina Systems CS3477 4-port 10 Gigabit Line-rate or Oversubscribed Ethernet Aggregator Overview Cortina in Communications The Cortina Systems® CS3477 4-port 10 Gigabit Linerate or Oversubscribed Ethernet Aggregator CS3477 is a 4-port 10 Gigabit line-rate or oversubscribed Ethernet
|
Original
|
CS3477
CS3477
CS3477)
|
PDF
|
ARM11 processor block diagram
Abstract: ARM11 processor NFP-3240
Text: SiNFP-32xx Flow Processor: Ruggedized Netronome NFP; 133 MHz DDR3 Product Highlights • Source-code compatibility including backwards-compatibility with Intel IXP28XX microengines for customer application migration • High-performance solution with low power consumption for a broad
|
Original
|
SiNFP-32xx
IXP28XX
Mpps/20
70-million
64-byte
SiNFP-3224-0-A2-BM10
SiNFP-3224-0-A2-CM10
SiNFP-3224-0-A2-DM10
SiNFP-3224-8-A2-AM10
SiNFP-3224-8-A2-BM10
ARM11 processor block diagram
ARM11 processor
NFP-3240
|
PDF
|
|
|
CS6051
Abstract: MAC+120G
Text: Product Brief CS605x Family of Transport Processors Key Features Product Overview Transport and mapping of 100G, 40G, and 10G signals for OTN and Ethernet networks Aggregation & de-aggregation of up to ten 10GE/ODU2 e , and two 40GE/
|
Original
|
CS605x
10GE/ODU2
40GE/
120G-capable
1588v2
CS6054
CS6051
MAC+120G
|
PDF
|
TX240T
Abstract: interlaken "CT scan" Sarance Technologies Virtex-5 Ethernet development Virtex 5 for Network Card Virtex-5 LXT Ethernet FPGA Virtex 6 Ethernet virtex5 datasheets of optical fpgas
Text: Virtex-5 TXT Solutions Virtex-5 TXT FPGA Platform Single-FPGA Ultra-High Bandwidth Solutions The Challenges of Deploying Ultra-high Bandwidth Equipment • Not enough transceivers in a single device for high-performance networking, audio/video broadcast, and medical
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TM Product Brief Cortina Systems CS1999 40G SONET/SDH Framer and POS Mapper Overview 40G POS Mapper is connected to the receiv e and transmit ports of the S ystem Interface. The Cortina Systems® CS1999 OC-768 SONET Framer/ Mapper CS1999 Framer Application Specific Standard
|
Original
|
CS1999
OC-768
|
PDF
|
AN5701
Abstract: EP4S40G2F40 EP4S100G2F40 MorethanIP Ethernet Switch Core EP4S40G5H40 MSM8225-0-576NSP1.0G EP4S100G5F45 EP4S100G4 interlaken a 100G
Text: AN 570: Implementing the 40G/100G Ethernet Protocol in Stratix IV Devices AN-570-1.2 Application Note Introduction Altera’s 40 nm Stratix IV GX and Stratix IV GT devices provide a complete solution for developing 40 Gbps and 100 Gbps network line card applications.
|
Original
|
40G/100G
AN-570-1
Gbps/100
40G/100G)
40G/100G
AN5701
EP4S40G2F40
EP4S100G2F40
MorethanIP Ethernet Switch Core
EP4S40G5H40
MSM8225-0-576NSP1.0G
EP4S100G5F45
EP4S100G4
interlaken
a 100G
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MegaCore IP Library Release Notes MegaCore IP Library Release Notes 101 Innovation Drive San Jose, CA 95134 www.altera.com RN-IP-13.1 Feedback 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
RN-IP-13
|
PDF
|
long range transmitter receiver circuit diagram
Abstract: gearbox rev 5SGX CRC-32 LFSR 8b/10b scrambler Chapter 3 Synchronization long range transmitter receiver circuit remote control transmitter and receiver circuit CRC-32 interlaken protocol
Text: Stratix V Device Handbook Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V2-1.0 Copyright 2010Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
|
Original
|
2010Altera
long range transmitter receiver circuit diagram
gearbox rev
5SGX
CRC-32 LFSR
8b/10b scrambler
Chapter 3 Synchronization
long range transmitter receiver circuit
remote control transmitter and receiver circuit
CRC-32
interlaken protocol
|
PDF
|
interlaken
Abstract: active noise cancellation for FPGA CRC-32 8b/10b scrambler remote control transmitter and receiver circuit KF35 KF40
Text: 1. Transceiver Architecture in Stratix V Devices SV52002-1.1 This chapter provides details about the Stratix V GX and GS transceiver architecture, transceiver channels, and a description of the transmitter and receiver channel datapaths. Stratix V GX and GS devices provide up to 66 back-plane capable
|
Original
|
SV52002-1
interlaken
active noise cancellation for FPGA
CRC-32
8b/10b scrambler
remote control transmitter and receiver circuit
KF35
KF40
|
PDF
|
xcvr
Abstract: EP4S40G5H40 interlaken Ethernet to FIFO gearbox MorethanIP Ethernet Switch Core Xlaui EP4S100G4 Sarance Technologies an5701
Text: AN 570: Implementing the 40G/100G Ethernet Protocol in Stratix IV Devices December 2009 AN-570-1.1 Introduction Altera’s 40 nm Stratix IV GX and Stratix IV GT devices provide a complete solution for developing 40 Gbps and 100 Gbps network line card applications.
|
Original
|
40G/100G
AN-570-1
Gbps/100
40G/100G)
40G/100G
xcvr
EP4S40G5H40
interlaken
Ethernet to FIFO
gearbox
MorethanIP Ethernet Switch Core
Xlaui
EP4S100G4
Sarance Technologies
an5701
|
PDF
|
interlaken
Abstract: CRC-32 LFSR NF45
Text: Stratix V Device Handbook Volume 3: Transceivers Stratix V Device Handbook Volume 3: Transceivers 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V2-1.3 11.0 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat.
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRODUCT BRIEF Speedster 22i HD FPGA Platform SPEEDSTER22i HD HIGHLIGHTS • World’s most advanced FPGAs with up to: –– Half the power and half the cost of competing FPGAs –– 1.1 million programmable LUTs and 1.7 million equivalent 4-input LUTs –– 145 Mb of on-chip RAM
|
Original
|
SPEEDSTER22i
10/40/100G
22-nm
PB024
|
PDF
|
