Untitled
Abstract: No abstract text available
Text: CY14MC256J CY14MB256J CY14ME256J 256-Kbit 32 K x 8 Serial (I2C) nvSRAM 256-Kbit (32 K × 8) Serial (I2C) nvSRAM Features • ■ 256-Kbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 32 K × 8 ❐ STORE to QuantumTrap nonvolatile elements initiated
|
Original
|
CY14MC256J
CY14MB256J
CY14ME256J
256-Kbit
256-Kbit
CY14MX256J1)
CY14MC256J:
CY14MB256J:
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY14C256I CY14B256I CY14E256I 256-Kbit 32 K x 8 Serial (I2C) nvSRAM with Real Time Clock 256-Kbit (32 K × 8) Serial (I2C) nvSRAM with Real Time Clock Features • 256-Kbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 32 K × 8
|
Original
|
CY14C256I
CY14B256I
CY14E256I
256-Kbit
256-Kbit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY14C101I CY14B101I CY14E101I PRELIMINARY 1-Mbit 128 K x 8 Serial (I2C) nvSRAM with Real Time Clock e1-Mbit (128 K × 8) Serial (I2C) nvSRAM with Real Time Clock • 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8
|
Original
|
CY14C101I
CY14B101I
CY14E101I
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY14C256I CY14B256I CY14E256I 256-Kbit 32 K x 8 Serial (I2C) nvSRAM with Real Time Clock 256-Kbit (32 K × 8) Serial (I2C) nvSRAM with Real Time Clock Features • 256-Kbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 32 K × 8
|
Original
|
CY14C256I
CY14B256I
CY14E256I
256-Kbit
256-Kbit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY14C256I CY14B256I CY14E256I 256-Kbit 32 K x 8 Serial (I2C) nvSRAM with Real Time Clock 256-Kbit (32 K × 8) Serial (I2C) nvSRAM with Real Time Clock Features • 256-Kbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 32 K × 8
|
Original
|
CY14C256I
CY14B256I
CY14E256I
256-Kbit
256-Kbit
|
PDF
|
Two Digit counter diagram
Abstract: No abstract text available
Text: CY14C101I CY14B101I CY14E101I PRELIMINARY 1-Mbit 128 K x 8 Serial (I2C) nvSRAM with Real Time Clock 1-Mbit (128 K × 8) Serial (I2C) nvSRAM with Real Time Clock • 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8
|
Original
|
CY14C101I
CY14B101I
CY14E101I
Two Digit counter diagram
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY14C101J CY14B101J CY14E101J 1-Mbit 128 K x 8 Serial (I2C) nvSRAM 1-Mbit (128 K × 8) Serial (I2C) nvSRAM Features • ■ 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8 ❐ STORE to QuantumTrap nonvolatile elements initiated
|
Original
|
CY14C101J
CY14B101J
CY14E101J
CY14X101J1)
CY14C101J:
CY14B101J:
CY14E101J:
|
PDF
|
CY14X101J1
Abstract: CY14X101J2 cy14b101j
Text: CY14C101J CY14B101J CY14E101J 1-Mbit 128 K x 8 Serial (I2C) nvSRAM 1-Mbit (128 K × 8) Serial (I2C) nvSRAM Features • ■ 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8 ❐ STORE to QuantumTrap nonvolatile elements initiated
|
Original
|
CY14C101J
CY14B101J
CY14E101J
CY14X101J1)
CY14C101J:
CY14B101J:
CY14E101J:
CY14X101J1
CY14X101J2
cy14b101j
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY14C101J CY14B101J CY14E101J 1-Mbit 128 K x 8 Serial (I2C) nvSRAM 1-Mbit (128 K × 8) Serial (I2C) nvSRAM Features • ■ 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8 ❐ STORE to QuantumTrap nonvolatile elements initiated
|
Original
|
CY14C101J
CY14B101J
CY14E101J
CY14X101J1)
CY14C101J:
CY14B101J:
CY14E101J:
|
PDF
|
CY14MB256J
Abstract: No abstract text available
Text: CY14MC256J CY14MB256J CY14ME256J 256-Kbit 32 K x 8 Serial (I2C) nvSRAM 256-Kbit (32 K × 8) Serial (I2C) nvSRAM • ■ ■ 256-Kbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 32 K × 8 ❐ STORE to QuantumTrap nonvolatile elements initiated
|
Original
|
CY14MC256J
CY14MB256J
CY14ME256J
256-Kbit
256-Kbit
CY14MX256J1)
CY14MC256J/CY14MB256J/CY14ME256J
CY14MB256J
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY14C101J CY14B101J CY14E101J 1-Mbit 128 K x 8 Serial (I2C) nvSRAM 1-Mbit (128 K × 8) Serial (I2C) nvSRAM Features • ■ 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8 ❐ STORE to QuantumTrap nonvolatile elements initiated
|
Original
|
CY14C101J
CY14B101J
CY14E101J
CY14X101J1)
CY14C101J:
CY14B101J:
CY14E101J:
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY14C256I CY14B256I CY14E256I 256-Kbit 32 K x 8 Serial (I2C) nvSRAM with Real Time Clock 256-Kbit (32 K × 8) Serial (I2C) nvSRAM with Real Time Clock Features • 256-Kbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 32 K × 8
|
Original
|
CY14C256I
CY14B256I
CY14E256I
256-Kbit
256-Kbit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY14C256I CY14B256I CY14E256I 256-Kbit 32 K x 8 Serial (I2C) nvSRAM with Real Time Clock 256-Kbit (32 K × 8) Serial (I2C) nvSRAM with Real Time Clock Features • 256-Kbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 32 K × 8
|
Original
|
CY14C256I
CY14B256I
CY14E256I
256-Kbit
256-Kbit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY14C101J CY14B101J CY14E101J 1-Mbit 128 K x 8 Serial (I2C) nvSRAM 1-Mbit (128 K × 8) Serial (I2C) nvSRAM • ■ 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8 ❐ STORE to QuantumTrap nonvolatile elements initiated
|
Original
|
CY14C101J
CY14B101J
CY14E101J
CY14X101J1)
CY14C101J:
CY14B101J:
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: HYMD264G7268-K/H/L 64Mx72 Registered DDR SDRAM DIMM PRELIMINARY DESCRIPTION Hynix HYMD264G7268-K/H/L series is registered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules DIMMs which are organized as 64Mx72 high-speed memory arrays. Hynix HYMD264G7268-K/H/L series
|
Original
|
HYMD264G7268-K/H/L
64Mx72
HYMD264G7268-K/H/L
184-pin
32Mx8
400mil
184pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HYMD264G7268-K/H/L Revision History 1. Rev. 0.2 : Remove ‘Preliminary’ Rev.0.2/June 01 1 HYMD264G7268-K/H/L 64Mx72 Registered DDR SDRAM DIMM DESCRIPTION Hynix HYMD264G7268-K/H/L series is registered 184-pin double data rate Synchronous DRAM Dual In-Line Memory
|
Original
|
HYMD264G7268-K/H/L
64Mx72
HYMD264G7268-K/H/L
184-pin
32Mx8
400mil
184pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY14C101J CY14B101J CY14E101J 1-Mbit 128 K x 8 Serial (I2C) nvSRAM 1-Mbit (128 K × 8) Serial (I2C) nvSRAM Features • ■ 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8 ❐ STORE to QuantumTrap nonvolatile elements initiated
|
Original
|
CY14C101J
CY14B101J
CY14E101J
CY14X101J1)
CY14C101J:
CY14B101J:
CY14E10
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY14C101J CY14B101J CY14E101J 1-Mbit 128 K x 8 Serial (I2C) nvSRAM 1-Mbit (128 K × 8) Serial (I2C) nvSRAM Features • ■ 1-Mbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 128 K × 8 ❐ STORE to QuantumTrap nonvolatile elements initiated
|
Original
|
CY14C101J
CY14B101J
CY14E101J
CY14X101J1)
CY14C101J:
CY14B101J:
CY14E101J:
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY14C256I CY14B256I CY14E256I 256-Kbit 32 K x 8 Serial (I2C) nvSRAM with Real Time Clock 256-Kbit (32 K × 8) Serial (I2C) nvSRAM with Real Time Clock Features • 256-Kbit nonvolatile static random access memory (nvSRAM) ❐ Internally organized as 32 K × 8
|
Original
|
CY14C256I
CY14B256I
CY14E256I
256-Kbit
256-Kbit
|
PDF
|
REF08
Abstract: No abstract text available
Text: -319 • W EST ACE ft f t it §£ A iy IA 3 3 J/K f Ta =25*C j£ fè ^ # i le ^ ft m « i 'j Vcc (V) ft ft a 14 (T a ft * =25*C) « £ ft ') K ts 5e & A £ y 7 5e m £ %. ft m m fi: ^ fè A tì # fi V IA 3 3 J /K IA 3 4 J /K ì4 cl V Vcc' /ÌL = lk Q Vo
|
OCR Scan
|
IA33J/K
IA34J/K
IA33J/K
IA34J/K
IA34J/
DC-60Hz
REF08
|
PDF
|
Untitled
Abstract: No abstract text available
Text: I 3191 LEGEND 3 191-4*-* C IR C U IT P S IZ E - = PLU G R = R E C E P T A C L E -E ARS: B LA N K = WITH P R E B E N T PLUG I COLOR; B LA N K = NATURAL C O LO R - BK= BLAC K BN=BROWN G Y=GRAY GN=GREEN OR=ORANGE RD=RED YW=YELLOW
|
OCR Scan
|
S3I9I403
|
PDF
|
eurosil
Abstract: ic tda 6108 tda 9351 SE116 BH 37 933 Eurosil Electronic tfk 635 EL131 TDA 785 LA
Text: Te m ic TELEFUN KEN Semiconductors Addresses Sales Offices Europe Hungary Sweden T E M IC D a n sk T EM 1C T E L E FU N K E N T E M IC T E L E F U N K E N T E M IC N o rd ic A B c /o A E G D a n s k A k tie s e ls k a b m ic ro e le c tro n ic ìm h H K r u p p s tr a s s e 6
|
OCR Scan
|
10F-3,
eurosil
ic tda 6108
tda 9351
SE116
BH 37 933
Eurosil Electronic
tfk 635
EL131
TDA 785 LA
|
PDF
|
valvo handbuch rohren
Abstract: VALVO Handbuch 6922 EH valvo E288CC E81L E180F VALVO GMBH E130L E186F
Text: VAIVO HANDBUCH S pezial-V erstärkerröhren 1970 S p e z ia l - V e r s tä r k e r r ö h r e n 1970 D a s V A L V O - H a n d b u c h ist v o r a lle m fü r K o n s tru k te u re und G e r ä t e e n t w ic k le r bestim m t. D a s H a n d b u c h g ib t k e in e A u s k u n ft ü b e r d ie L ie fe rm ö g lich k eit'
|
OCR Scan
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HYMD264G7264-K/H/L 64Mx72 DDR SDRAM Registered DIMM SERIAL PRESENCE DETECT Bin Sort : K DDR266A@ CL=2 , H(DDR266B@CL=2.5), L(DDR200@ CL=2) Hexa Value Function Supported Function Description Byte# Note K Number of Bytes written into serial memory at module
|
OCR Scan
|
HYMD264G7264-K/H/L
64Mx72
DDR266A@
DDR266B
DDR200@
10/AP
HYMD264G7268-K/H/L
512MB
|
PDF
|