0x43800000
Abstract: 0x07DA CRC12 0x09BF AN2926 802.3 CRC32 0x04c11db7 0x1A400000 0x048B CRC16
Text: Freescale Semiconductor Application Note Document Number: AN2926 Rev. 0, 01/2006 AltiVec Solutions to Sequential Problems: Calculating CRC with Scalable Congruent Equivalence Compression by Bo Lin Digital Systems Division Freescale Semiconductor, Inc. East Kilbride, Scotland
|
Original
|
AN2926
0x43800000
0x07DA
CRC12
0x09BF
AN2926
802.3 CRC32
0x04c11db7
0x1A400000
0x048B
CRC16
|
PDF
|
pdf working OF IC 2025h
Abstract: taa 723 CA10 PSB7238 Q67101-H6773 working OF IC 2025h 8x8 vcp g723 ADPCM algorithm
Text: ICs for Communications Joint Audio Decoder-Encoder JADE PSB 7238 Version 1.2 Preliminary Data Sheet 6.96 T7238-XV12-D1-7600 PSB 7238 Revision History 6.96 Previous Releases:none Page Subjects changes since last revision Data Classification Maximum Ratings
|
Original
|
T7238-XV12-D1-7600
P-TQFP-100
14x14
pdf working OF IC 2025h
taa 723
CA10
PSB7238
Q67101-H6773
working OF IC 2025h
8x8 vcp
g723 ADPCM algorithm
|
PDF
|
2025h
Abstract: 8X8 INC ev1 hints pdf working OF IC 2025h CA10 CA12 PSB7280 code excited linear predictive subband adaptive echo 32 iit inc
Text: ICs for Communications Joint Audio Decoder-Encoder JADE PSB 7280 Version 2.2 Preliminary Data Sheet 8.96 T7280-XV22-D1-7600 PSB 7280 Revision History 8.96 Previous Releases:none Page Subjects changes since last revision Data Classification Maximum Ratings
|
Original
|
T7280-XV22-D1-7600
P-TQFP-100
14x14
2025h
8X8 INC
ev1 hints
pdf working OF IC 2025h
CA10
CA12
PSB7280
code excited linear predictive
subband adaptive echo 32
iit inc
|
PDF
|
working OF IC 2025h
Abstract: G.723 ic codec PSB7238 Q67101-H6773 CA10 2012H mpeg coder audio layer 2 8x8 vcp code excited linear predictive 8X8 INC
Text: ICs for Communications Joint Audio Decoder-Encoder JADE PSB 7238 Version 1.2 Preliminary Data Sheet 6.96 T7238-XV12-D1-7600 PSB 7238 Revision History 6.96 Previous Releases:none Page Subjects changes since last revision Data Classification Maximum Ratings
|
Original
|
T7238-XV12-D1-7600
P-TQFP-100
14x14
working OF IC 2025h
G.723 ic codec
PSB7238
Q67101-H6773
CA10
2012H
mpeg coder audio layer 2
8x8 vcp
code excited linear predictive
8X8 INC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: @ LG Semicon. Co. LTD. Description Features The GMM7364100ANS/SG is a 4M x 36 bits Dynamic RAM MODULE which is assembled 8 pieces of 4M x 4bit DRAMs in 24/26 pin SOJ package and 4 pieces of 4M x lbit DRAMs in 20/26 pin SOJ package on both sides the printed circuit board with decoupling
|
OCR Scan
|
GMM7364100ANS/SG
GMM7364100ANS
-GMM7364100ANSG
402A757
|
PDF
|
22p capacitor
Abstract: No abstract text available
Text: @ LG Semicon. Co., LTD. Description Features The GMM7364100BNS/SG is a 4M x 36 bits Dynamic RAM MODULE which is assembled 8 pieces of 4M x 4bit DRAMs in 24/26 pin SOJ package and 4 pieces of 4M x lbit DRAMs in 20/26 pin SOJ package on both sides the p rin te d c irc u it b o a rd w ith d e c o u p lin g
|
OCR Scan
|
GMM7364100BNS/SG
7364100BNS/SG
GMM7364100BNS
plat33
22p capacitor
|
PDF
|
Untitled
Abstract: No abstract text available
Text: , CDP68HC05P1B CDP68HCL05P1B CDP68HSC05P1B 8-Bit Enhanced Microcontroller Series November 1997 Features Description HARDWARE The CDP68HC05P1B HCMOS Microcomputer is a member of the CDP68HC05 family of single chip microcomputers. This 8-bit microcomputer unit MCU contains a CPU, 128
|
OCR Scan
|
CDP68HC05P1B
CDP68HCL05P1B
CDP68HSC05P1B
CDP68HC05P1B
CDP68HC05
16-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: , CDP68HC05P1B CDP68HCL05P1B CDP68HSC05P1B 8-Bit Enhanced Microcontroller Series November 1997 Features Description HARDWARE The CDP68HC05P1B HCMOS Microcomputer is a member of the CDP68HC05 family of single chip microcomputers. This 8-bit microcomputer unit MCU contains a CPU, 128
|
OCR Scan
|
CDP68HC05P1B
CDP68HCL05P1B
CDP68HSC05P1B
CDP68HC05P1B
CDP68HC05
16-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Features • Utilizes the AVR RISC Architecture • AVR - High-performance and Low-power RISC Architecture - 118 Powerful Instructions - Most Single Clock Cycle Execution - 32 x 8 General Purpose Working Registers - Up to 1.5 MIPS Throughput at 1.5 MHz • Data and Nonvolatile Program Memory
|
OCR Scan
|
16-bit
AT90C8534-1
AT90C8534
48-lead,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: AT90S2313 Features AVR • Utilizes the Enhanced RISC Architecture • High Performance and Low Power RISC Architecture • 120 Powerful Instructions - Most Single Clock Cycle Execution • 2K bytes of In-System Reprogrammable Downloadable Flash - SPI Serial Interface for Program Downloading
|
OCR Scan
|
AT90S2313
16-Bit
|
PDF
|
CS02
Abstract: No abstract text available
Text: Features • Utilizes the AVR RISC Architecture • AVR - High-performance and Low-power RISC Architecture - 90 Powerful Instructions - Most Single Clock Cycle Execution - 32 x 8 General Purpose Working Registers - Up to 4 MIPS Throughput at 4 MHz • Nonvolatile Program Memory
|
OCR Scan
|
ATtiny28L/V
CS02
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Features • Utilizes the AVR RISC Architecture • AVR - High-performance and Low-power RISC Architecture - 120/121 Powerful Instructions - Most Single Clock Cycle Execution - 32 x 8 General Purpose Working Registers + Peripheral Control Registers - Up to 6 MIPS Throughput at 6 MHz
|
OCR Scan
|
64K/128K
0945Dâ
06/99/xM
|
PDF
|
SDIO CARD Layout
Abstract: sdio switch sd card soc MMC specification A3P600 interrupt controller verilog code Z-Wave protocol SD protocol cpu 32 bit verilog zwave
Text: IWave Embedding Intelligence Overview PHctel CompanionCore ¿W-SD Controller is an interface between any 8-bit processor and the SD/ MMC/ SDIO card. The interface towards the SD card is realized by the SD protocol implemented in the controller. The main blocks in the controller are CPU interface, command path
|
OCR Scan
|
|
PDF
|
SDIO CARD Layout
Abstract: SD protocol A3P600 SDI02 MMC specification sd card soc zwave
Text: IWave Embedding Intelligence Overview PHctel CompanionCore ¿W-SD Controller interfaces SD / MMC / SDIO card to any processor with a generic interface. The interface towards the SD card is realized by the SD protocol implemented in the controller. The main blocks in the controller are CPU interface, command path
|
OCR Scan
|
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: Features • Utilizes the AVR RISC Architecture • AVR - High-performance and Low-power RISC Architecture - 118 Powerful Instructions - Most Single Clock Cycle Execution - 32 x 8 General Purpose Working Registers - Up to 10 MIPS Throughput at 10 MHz • Data and Nonvolatile Program Memory
|
OCR Scan
|
16-bit
10-bit
AT90S2313
2313-4S
2313-4P
AT90S
2313-10P
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Features • AVR - High-performance and Low-power RISC Architecture - 118 Powerful Instructions - Most Single Clock Cycle Execution - 32 x 8 General Purpose Working Registers - Up to 8 MIPS Throughput at 8 MHz • Data and Nonvolatile Program Memories - 4K/8K Bytes of In-System Programmable Flash
|
OCR Scan
|
10-bit
16-bit
44-lead,
AT90S/LS4434
AT90S/LS8535
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HIP7030A2 Semiconductor ADVANCE INFORMATION J1850 8-Bit 68HC05 Microcontroller August 1996 Features Description • Fully Supports VPW Specifications of SAE J1850 Standard for Class B Data Com m unications Network Interface The HIP7030A2 HCMOS Microcomputer is a member of the
|
OCR Scan
|
HIP7030A2
J1850
68HC05
J1850
HIP7030A2
CDP68HC05
J1850.
|
PDF
|
IC 200 UDR 005
Abstract: AT90S2313
Text: Features • AVR - High Performance and Low Power RISC Architecture • 118 Powerful Instructions - Most Single Clock Cycle Execution • 2K bytes of In-System Reprogrammable Flash - SPI Serial Interface for Program Downloading - Endurance: 1,000 Write/Erase Cycles
|
OCR Scan
|
16-Bit
AT90S2313
IC 200 UDR 005
AT90S2313
|
PDF
|
Untitled
Abstract: No abstract text available
Text: AT90S4414 Features • • • • • • • • • • • • • • • • • • • • • Utilizes the AVR Enhanced RISC Architecture M R - High Performance and Low Power RISC Architecture 120 Powerful Instructions - Most Single Clock Cycle Execution
|
OCR Scan
|
AT90S4414
|
PDF
|
Untitled
Abstract: No abstract text available
Text: AT90S8515 Features • • • • • • • • • • • • • • • • • • • • • Utilizes the AVfl Enhanced RISC Architecture M R - High Performance and Low Power RISC Architecture 120 Powerful Instructions - Most Single Clock Cycle Execution
|
OCR Scan
|
AT90S8515
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Features • High-performance, Low-power AVR 8-bit Microcontroller • Advanced RISC Architecture - 130 Powerful Instructions - Most Single Clock Cycle Execution - 32 x 8 General Purpose Working Registers - Fully Static Operation - Up to 8 MIPS Throughput at 8 MHz
|
OCR Scan
|
40-lead,
MS-011
|
PDF
|
block diagram of attiny 85
Abstract: CS01 CS02 ATtiny family NY116 attiny adc CK 1100
Text: Features Utilizes the AVR RISC Architecture High-performance and Low-power 8-bit RISC Architecture - 90 Powerful Instructions - Most Single Clock Cycle Execution - 32 x 8 General Purpose Working Registers - Up to 8 MIPS Throughput at 8 MHz Nonvolatile Program and Data Memory
|
OCR Scan
|
MS-001
ATtiny10/11/12
block diagram of attiny 85
CS01
CS02
ATtiny family
NY116
attiny adc
CK 1100
|
PDF
|
015E
Abstract: AT90S4414 SP14 SP15 90S4414
Text: AT90S4414 Features • Utilizes the AVR Enhanced RISC Architecture • A V /7- High Performance and Low Power RISC Architecture • 120 Powerful Instructions - Most Single Clock Cycle Execution • 4K bytes of In-System Reprogrammable Downloadable Flash
|
OCR Scan
|
AT90S4414
16-Bit
015E
SP14
SP15
90S4414
|
PDF
|
AT908515
Abstract: AT90S8515P AT90S8515JC AT90S8515PC AT90S8515 SP14 SP15
Text: AT90S8515 Features • Utilizes the M R Enhanced RISC Architecture • A V /7- High Performance and Low Power RISC Architecture • 120 Powerful Instructions - Most Single Clock Cycle Execution • 8K bytes of In-System Reprogrammable Downloadable Flash
|
OCR Scan
|
AT90S8515
16-Bit
AT908515
AT90S8515P
AT90S8515JC
AT90S8515PC
SP14
SP15
|
PDF
|