Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    LOGIC DESCRIPTION OF 74LS373 Search Results

    LOGIC DESCRIPTION OF 74LS373 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    DFE2016CKA-1R0M=P2 Murata Manufacturing Co Ltd Fixed IND 1uH 1800mA NONAUTO Visit Murata Manufacturing Co Ltd
    BLM15PX121BH1D Murata Manufacturing Co Ltd FB SMD 0402inch 120ohm POWRTRN Visit Murata Manufacturing Co Ltd
    BLM15PX181SH1D Murata Manufacturing Co Ltd FB SMD 0402inch 180ohm POWRTRN Visit Murata Manufacturing Co Ltd
    MGN1S1208MC-R7 Murata Manufacturing Co Ltd DC-DC 1W SM 12-8V GAN Visit Murata Manufacturing Co Ltd
    LQW18CN55NJ0HD Murata Manufacturing Co Ltd Fixed IND 55nH 1500mA POWRTRN Visit Murata Manufacturing Co Ltd

    LOGIC DESCRIPTION OF 74LS373 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    74L5373

    Abstract: 74L5374 74LS373 PIN CONFIGURATION AND SPECIFICATIONS 74LS374 pin configuration 74LS374 74LS373 74LS373 pin configuration 74S373 745373 74S374
    Text: Signetics 74LS373, 74LS374, S373, S374 Latches/Flip-Flops '373 Octal Transparent Latch With 3-State Outputs '374 Octal D Flip-Flop With 3-State Outputs Logic Products Product Specification FEATURES • 8-bit transparent latch — '373 • 8-bit positive, edge-triggered


    OCR Scan     		C006830S 1N916, 1N3064, 500ns 74L5373 74L5374 74LS373 PIN CONFIGURATION AND SPECIFICATIONS 74LS374 pin configuration 74LS374 74LS373 74LS373 pin configuration 74S373 745373 74S374 PDF

    LOGIC OF 74LS373

    Abstract: 74LS373 PIN CONFIGURATION AND SPECIFICATIONS LS 373 74LS374 pin configuration 74LS374 function latch 74ls 373
    Text: 74LS373, 74LS374, S373, S374 Signetics Logic Products I Latches/Flip-Flops FEATURES • 8-bit transparent latch — '373 • 8-blt positive, edge-triggered register — '374 • 3-State output buffers • Common 3-State Output Enable • Independent register and 3-State


    OCR Scan     		74S374 74LS373, 74LS374, 74LS373 105mA 116mA 74S373 74LS374 500ns LOGIC OF 74LS373 74LS373 PIN CONFIGURATION AND SPECIFICATIONS LS 373 74LS374 pin configuration 74LS374 function latch 74ls 373 PDF

    74L8138

    Abstract: SC80C451 read/74L8138
    Text: ’four Choice 87C51 OTP » » m m rn rn or Introducing W SI’s New P S D 211R Programmable Microcontroller Peripheral for Cost Sensitive Applications Replace all this. PLD/LOGIC 1 GV, Z O V 8 , Z 2 V 1 0 , etc. Your Low Cost MCU 80C31 G8HC11 74LS373 74L8138/PLD


    OCR Scan     		87C51 80C31 G8HC11 74LS373 74L8138/PLD 74LS374 74L8374 PSB211R PSD211R PEP300 74L8138 SC80C451 read/74L8138 PDF

    74LS373PC

    Abstract: No abstract text available
    Text: 373 CO NNECTIO N DIAGRAM PINOUT A V54LS/74LS373 o il / ^ OCTAL TRANSPARENT LATCH With 3-State Outputs DESCRIPTION — The ’373 consists o f eight latches w ith 3-state outputs for bus organized system applications. The flip -flop s appear transparent to the


    OCR Scan     		V54LS/74LS373 54/74LS 74LS373PC PDF

    74LS373PC

    Abstract: 74LS373P e10s LOGIC DESCRIPTION OF 74LS373 LS 373 74LS373DC 54LS373DM 54LS373FM 74LS373FC 74LS373D
    Text: 373 CONNECTIO N DIAGRAM PINOUT A / 54LS/74LS373 OCTAL TRANSPARENT LATCH W ith 3-S tate Outputs OE [7 Ü3 Vcc Oo U ï ï) 1 0 7 Do [ 2 jÜ D ? Di [7 13 De 01 [T ïi)0 6 02 (T 1 5 ] 05 Ds [ 7 ï ï d 3 [T 13] d » o 3 |T T U 04 G ND ¡10 DESCRIPTION — The ’373 consists o f eight latches w ith 3-state outputs for


    OCR Scan     		54LS/74LS373 74LS373PC 74LS373DC 74LS373FC 54/74LS 74LS373PC 74LS373P e10s LOGIC DESCRIPTION OF 74LS373 LS 373 74LS373DC 54LS373DM 54LS373FM 74LS373FC 74LS373D PDF

    74LS373 PIN CONFIGURATION AND SPECIFICATIONS

    Abstract: 74LS374 pin configuration 74LS374 74LS373 74ls373 LOGIC OF 74LS373 74LS373 pin configuration 74L5374 pin configuration 74LS373 74L5373 74LS373 40 pin 74LS374
    Text: 74LS373, 74LS374, S373, S3 74 Signetics Latches/Flip-Flops '373 Octal Transparent Latch With 3-State Outputs '374 Octal D Flip-Flop With 3-State Outputs Product Specification Logic Products FEATURES T Y P IC A L P R O P A G A TIO N D E LAY TYPE • 8-bit transparent latch — '373


    OCR Scan     		74LS373, 74LS374, 74LS373 74S373 105mA 74LS374 1N916, 1N3064, 500ns 74LS373 PIN CONFIGURATION AND SPECIFICATIONS 74LS374 pin configuration 74LS374 74LS373 74ls373 LOGIC OF 74LS373 74LS373 pin configuration 74L5374 pin configuration 74LS373 74L5373 74LS373 40 pin PDF

    74LS374N

    Abstract: 74LS373N pin diagram of IC 74LS373 74ls373 buffer ic LD02S 74LS373 PIN CONFIGURATION AND SPECIFICATIONS 74LS374D 74s373n 74LS374 74LS373 74ls373 74S374N
    Text: Signetics 74LS373, 74LS374, S373, S374 Latches/Flip-Flops '373 Octal Transparent Latch With 3-State Outputs '374 Octal D Flip-Flop With 3-State Outputs Product Specification Logic Products FEATURES TY P IC A L PR O P A G A TIO N D E LA Y T Y P IC A L SU PP LY C U R R E N T


    OCR Scan     		74LS373, 74LS374, 500ns 500ns 1N916, 1N3064, 74LS374N 74LS373N pin diagram of IC 74LS373 74ls373 buffer ic LD02S 74LS373 PIN CONFIGURATION AND SPECIFICATIONS 74LS374D 74s373n 74LS374 74LS373 74ls373 74S374N PDF

    IC 74ls373

    Abstract: 74LS373 74LS533 74LS373 40 pin SN74LS373N AM25LS533DC 74LS53 Ls373 pin diagram of IC 74LS373 sn54ls373j
    Text: Am25LS373 • Am54LS/74LS373 Am25LS533 • Am54LS/74LS533 Octal Latches with Three-State Outputs DISTINCTIVE CHARACTERISTICS FUNCTIONAL DESCRIPTION • 8 latches in a single package • Non-inverting 'LS373, inverting LS533 • Three-state outputs interlace directly with bus organized


    OCR Scan     		Am25LS373 Am54LS/74LS373 Am25LS533 Am54LS/74LS533 LS373, LS533 Am25LS Am54LS/74LS MIL-STD-883 Am25LS/54LS/74LS373 IC 74ls373 74LS373 74LS533 74LS373 40 pin SN74LS373N AM25LS533DC 74LS53 Ls373 pin diagram of IC 74LS373 sn54ls373j PDF

    74ls374n

    Abstract: 74LS373N 74LS334 74ls373 buffer ic LOGIC OF 74LS373 74LS373WM dm74ls373n 54LS373J m74ls374n
    Text: S E M IC O N D U C T O R tm DM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops General Description The eight latches of th e D M 54/74LS373 are transparent D-type latches m eaning th a t w hile th e enable G is high the


    OCR Scan     		DM74LS373/DM74LS374 74ls374n 74LS373N 74LS334 74ls373 buffer ic LOGIC OF 74LS373 74LS373WM dm74ls373n 54LS373J m74ls374n PDF

    LOGIC DESCRIPTION OF 74LS373

    Abstract: 74ls373 am8085 LS74 74LS373 40 pin 74LS533 54ls174 pad layout 74LS373 uses and functions 74LS53 74LS
    Text: Am25LS373 • Am54LS/74LS373 Am25LS533 • Am54LS/74LS533 Octal Latches with Three-State Outputs DISTINCTIVE CHARACTERISTICS FUNCTIONAL DESCRIPTION • 8 latches in a single package • Non-inverting 'LS373, inverting LS533 a Three-state outputs interlace directly with bus organized


    OCR Scan     		Am25LS373 Am54LS/74LS373 Am25LS533 Am54LS/74LS533 LS373, LS533 Am25LS Am54LS/74LS MIL-STD-883 Am25LS/54LS/74LS373 LOGIC DESCRIPTION OF 74LS373 74ls373 am8085 LS74 74LS373 40 pin 74LS533 54ls174 pad layout 74LS373 uses and functions 74LS53 74LS PDF

    74LS373

    Abstract: SP74SC373N LOGIC OF 74LS373
    Text: OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS PIN CO NFIGURATION FEATURES • Designed for driving high-capacitance or low impedance loads in bus-oriented systems ■ 3-state outputs for line drivers ■ Pin compatible with 74LS373 ■ SPI CMOS technology ■ Full TTL interface capability w ith high drive


    OCR Scan     		74LS373 SP74SC373 74LS373. 74LS373 SP74SC373N LOGIC OF 74LS373 PDF

    N48A

    Abstract: COP400 74c906 74c906 equivalent
    Text: COP4Q4 National Semiconductor COP404 ROMIess N-Channel Microcontroller General Description Features The COP404 ROMIess N-Channel Microcontrollers are members of the COPStm family, fabricated using N-channel, silicon gate MOS technology. Each microcontroller con­


    OCR Scan     		COP404 COP440/COP340 COP440; COP440 48-pin N48A COP400 74c906 74c906 equivalent PDF

    74c906

    Abstract: 2 input and gate 24v COP400 cop404n using top223 for pc power supply 25CC P404 Dual Port V-RAM 0M74LS MM2716
    Text: COP4Q4 gm National ÆSASemiconductor COP4Q4 ROMIess N-Channel Microcontroller General Description Features The COP404 ROMIess N-Channel Microcontrollers are members of the COPS family, fabricated using N-channel, silicon gate MOS technology. Each microcontroller con­


    OCR Scan     		COP404 COP440/COP340 COP440; COP44C) 48-pin 74c906 2 input and gate 24v COP400 cop404n using top223 for pc power supply 25CC P404 Dual Port V-RAM 0M74LS MM2716 PDF

    74c906

    Abstract: COP404N COP400 N48A COP440 cop404 microbus
    Text: COP4Q4 National Semiconductor COP404 ROMIess N-Channel Microcontroller General Description Features The COP404 ROMIess N-Channel Microcontrollers are members of the COPStm family, fabricated using N-channel, silicon gate MOS technology. Each microcontroller con­


    OCR Scan     		COP404 COP440/COP340 COP440; COP440 48-pin 74c906 COP404N COP400 N48A microbus PDF

    com90c65

    Abstract: smc arcnet HYC9058
    Text: I STANDARD MICROSYSTEMS CORPORATION. COM90C65 PRELIMINARY 35 Marcus B W Hauppauge, N.Y. 11788 516 273-3100 • FAX: 516-231-6004 » Local Area Network Controller/ Transceiver/Support Logic FEATURES: PIN CONFIGURATION D ARCNET LAN Controller/Transceiver/Support Logic


    OCR Scan     		COM90C65 COM90C26/COM91C32/COM9( HYC9058 HYC9068 HYC9088 com90c65 smc arcnet HYC9058 PDF

    COM90C65

    Abstract: 5800c S12310 HYC9068 HYC9058 COM91C32 HYC9088 5800-C COM90C26 com90c6
    Text: STANDARD MICROSYSTEMS CORPORATION. COM90C65 PRELIMINARY 35 Marcus BW., Hauppauge, N.Y. 11788 516 273-3100 • FAX: 516-231-6004 Local Area Network Controller/ Transceiver/Support Logic FEATURES: Q C C C C C MS3 MS2 MS1 MSO PULSE2 PU LS E 1 RXIN XTAL1 C C


    OCR Scan     		COM90C65 COM90C26/COM91C32/COM90C19 HYC9058 HYC9068 HYC9088 35UarcusSM 5800c S12310 HYC9068 HYC9058 COM91C32 HYC9088 5800-C COM90C26 com90c6 PDF

    ic 74ls245

    Abstract: PAL22V10-25 SMD LD3 xc68ec040* motorola 68ec040 MCM2814 p112 smd P6 MOTHERBOARD SERVICE MANUAL MC68360 MC68EC040
    Text: MICROPROCESSOR & MEMORY TECHNOLOGIES GROUP MOTOROLA M68360QUADS-040 User’s Manual ISSUE 1.0 - DRAFT SIX SIGMA 6σ MOTOROLA Thi d t t d ith F M k 404 M68360QUADS-040 - User’s Manual TABLE OF CONTENTS 1 1.1 1.2 1.3 1.4 1.5 1.6 1.7 2 2.1 2.2 2.3 2.4 3 3.1


    Original     		M68360QUADS-040 M68360QUADS-040 ic 74ls245 PAL22V10-25 SMD LD3 xc68ec040* motorola 68ec040 MCM2814 p112 smd P6 MOTHERBOARD SERVICE MANUAL MC68360 MC68EC040 PDF

    W89C90

    Abstract: W89C940F SRAM 64KX8 5V 16Kx8 prom W89C902 W89C940 AD29 AD30 NE2000 32KX8-70
    Text: W89C940 ELANC-PCI TWISTED-PAIR ETHER-LAN CONTROLLER WITH PCI INTERFACE GENERAL DESCRIPTION he ELANC-PCI (Twisted-pair Ether-LAN Controller with PCI Interface) integrates a W89C902 Serial(ELANCPCI) LAN Coprocessor for Twisted-Pair (SLCT) and PC/AT PCI bus interface logic into a single chip. The


    Original     		W89C940 W89C902 33MHz. PE64103. W89C90 W89C940F SRAM 64KX8 5V 16Kx8 prom W89C940 AD29 AD30 NE2000 32KX8-70 PDF

    Untitled

    Abstract: No abstract text available
    Text: W89C940 ELANC-PCI TWISTED-PAIR ETHER-LAN CONTROLLER WITH PCI INTERFACE GENERAL DESCRIPTION he ELANC-PCI (Twisted-pair Ether-LAN Controller with PCI Interface) integrates a W89C902 Serial(ELANCPCI) LAN Coprocessor for Twisted-Pair (SLCT) and PC/AT PCI bus interface logic into a single chip. The


    Original     		W89C940 W89C902 33MHz. PE64103. PDF

    W89C90

    Abstract: W89C902 W89C940F AD29 AD30 NE2000 W89C940 74ls373 Loopback 16Kx8 prom
    Text: W89C940 ELANC-PCI TWISTED-PAIR ETHER-LAN CONTROLLER WITH PCI INTERFACE GENERAL DESCRIPTION he ELANC-PCI (Twisted-pair Ether-LAN Controller with PCI Interface) integrates a W89C902 Serial(ELANCPCI) LAN Coprocessor for Twisted-Pair (SLCT) and PC/AT PCI bus interface logic into a single chip. The


    Original     		W89C940 W89C902 33MHz. PE64103. W89C90 W89C940F AD29 AD30 NE2000 W89C940 74ls373 Loopback 16Kx8 prom PDF

    A17-A14

    Abstract: No abstract text available
    Text: W89C940 yfTTPX S S S S S S S S S S S S S S S S S S S S S S S S S S \\\\\\ E ¡ecirosri ic s C o rp . ELANC-PCI TWISTED-PAIR ETHER-LAN CONTROLLER WITH


    OCR Scan     		W89C940 W89C902 240pF. PE64103. A17-A14 PDF

    p11 connector

    Abstract: 68EC040 smd LD9 ic 74ls245 XC68EC040 68LC040 SMD LD3 MC68360 U18 524 MC68LC040
    Text: Freescale Semiconductor, Inc. & MEMORY Freescale Semiconductor,MICROPROCESSOR Inc. MOTOROLA TECHNOLOGIES GROUP M68360QUADS-040 User’s Manual ISSUE 1.0 - DRAFT SIX SIGMA For More Information On This Product, Go to: www.freescale.com Thi d t t d ith F M k 404


    Original     		M68360QUADS-040 M68360QUADS-040 p11 connector 68EC040 smd LD9 ic 74ls245 XC68EC040 68LC040 SMD LD3 MC68360 U18 524 MC68LC040 PDF

    74191, 74192, 74193 circuit diagram

    Abstract: IC 7402, 7404, 7408, 7432, 7400 Truth Table 74161 counter schematic diagram 74161 7408, 7404, 7486, 7432 74244 uses and functions counter 74168 74191, 74192, 74193 truth table of ic 7495 A schematic diagram for the IC of 7411
    Text: P L S -W S /H P MAX+PLUS II Programmable Logic Software for HP/Apollo Workstations Data Sheet September 1991, ver. 3 Features □ □ LI LI □ □ □ □ General Description Software support for Classic, M A X 5000, M A X 7000, and ST G E P L D s Runs on H ew lett Packard /A p o llo Series 3000, 3500, 4000, 4500, and


    OCR Scan     		HP400 QIC-24, 60-Mbytetape 74191, 74192, 74193 circuit diagram IC 7402, 7404, 7408, 7432, 7400 Truth Table 74161 counter schematic diagram 74161 7408, 7404, 7486, 7432 74244 uses and functions counter 74168 74191, 74192, 74193 truth table of ic 7495 A schematic diagram for the IC of 7411 PDF

    HCT373

    Abstract: M54HCT533 M54HCTXXXF1R M74HCTXXXB1R M74HCTXXXC1R M74HCTXXXM1R ic 74hct373 D latch
    Text: M54/74HCT373 M54/74HCT533 OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT HCT373 NON INVERTING - HCT533 INVERTING . . . . . . . HIGH SPEED tPD = 17 ns TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 4 µA (MAX.) AT TA = 25 °C COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8 V (MAX.)


    Original     		M54/74HCT373 M54/74HCT533 HCT373 HCT533 54/74LS373/533 M54/74HCT373 M54HCT533 M54HCTXXXF1R M74HCTXXXB1R M74HCTXXXC1R M74HCTXXXM1R ic 74hct373 D latch PDF