Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    LOGIC GATES PIN CONFIGURATION Search Results

    LOGIC GATES PIN CONFIGURATION Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TB67H481FTG Toshiba Electronic Devices & Storage Corporation Stepping and Brushed Motor Driver /Bipolar Type / Vout(V)=50 / Iout(A)=3.0 / IN input type / VQFN32 Visit Toshiba Electronic Devices & Storage Corporation
    DCL541A01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=3:1) / Default Output Logic: Low / Input disable Visit Toshiba Electronic Devices & Storage Corporation
    DCL542H01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=2:2) / Default Output Logic: High / Output enable Visit Toshiba Electronic Devices & Storage Corporation
    DCL541B01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=3:1) / Default Output Logic: High / Input disable Visit Toshiba Electronic Devices & Storage Corporation
    DCL542L01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=2:2) / Default Output Logic: Low / Output enable Visit Toshiba Electronic Devices & Storage Corporation

    LOGIC GATES PIN CONFIGURATION Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    PLS153N

    Abstract: PLS153A
    Text: Product specification Philips S e m lconductors-S ignetics Programmable Logic Devices Programmable logic arrays 18x42x10 PLS153/A PIN CONFIGURATIONS DESCRIPTION FEATURES The PLS153 and PLS153A are two-level logic elements, consisting of 42 AND gates and 10 OR gates with fusible fink connections


    OCR Scan     		PDF 18x42x10) PLS153/A PLS153 PLS153A PLS153N

    74AS1804

    Abstract: No abstract text available
    Text: MITSUBISHI ASTTLs -*00°° M 74AS1804P HEX 2-INPUT NAND DRIVER DESCRIPTION The M74AS1804P is a semiconductor integrated circuit consisting of six 2-input positive-logic NAND buffer gates, usable as negative-logic NOR buffer gates. PIN CONFIGURATION TOP VIEW


    OCR Scan     		PDF 74AS1804P M74AS1804P 74AS1804

    M74AS02P

    Abstract: No abstract text available
    Text: MITSUBISHI ASTTLs M74AS02P ŸŸ& 0 QUADRUPLE 2-INPUT POSITIVE NOR GATE DESCRIPTION PIN CONFIGURATION TOP VIEW The M74AS02P is a semiconductor integrated circuit consisting of four 2-input positive-logic NOR gates, us­ able as negative-logic NAND gates.


    OCR Scan     		PDF M74AS02P M74AS02P

    plhs18p8

    Abstract: No abstract text available
    Text: Signetics PLHS18P8A Programmable AND Array Logic 18x72x8 Military Standard Products Product Specification PIN CONFIGURATION DESCRIPTION FEATURES The PLHS18P8A is a two-level logic ele­ ment consisting of 72 AND gates and 8 OR gates with fusible connections for pro­


    OCR Scan     		PDF PLHS18P8A 18x72x8) PLHS18P8A plhs18p8

    Untitled

    Abstract: No abstract text available
    Text: MITSUBISHI ASTTLs pS?< M74AS20P DUAL 4 -INPUT POSITIVE NAND G ATE DESCRIPTION PIN CONFIGURATION TOP VIEW The M74AS20P is a semiconductor integrated circuit consisting of two 4-input positive-logic NAND gates, us­ able as negative-logic NOR gates. FEATURES


    OCR Scan     		PDF M74AS20P M74AS20P

    74AS1000

    Abstract: No abstract text available
    Text: MITSUBISHI A STTLs M 74AS1000AP QUADRUPLE 2-INPUT POSITIVE NAND DRIVER DESCRIPTION PIN CONFIGURATION TOP VIEW The M74AS1000AP is a semiconductor integrated circuit consisting of four 2-input positive-logic NAND buffer gates, usable as negative-logic NOR buffer gates.


    OCR Scan     		PDF 74AS1000AP M74AS1000AP -----h75 74AS1000

    Untitled

    Abstract: No abstract text available
    Text: MITSUBISHI ASTTLs M74AS08P QUADRUPLE 2-INPUT POSITIVE AND GATE DESCRIPTION PIN CONFIGURATION TOP VIEW The M74AS08P is a semiconductor integrated circuit consisting of four 2-input positive-logic AND gates, us­ able as negative-logic OR gates. FEATURES • High speed


    OCR Scan     		PDF M74AS08P M74AS08P

    logic gates pin configuration

    Abstract: PLHS18P8A pin configuration of logic gates logic gates pin configuration and
    Text: Product specification Signetics Military Standard Products Programmable AND array logic 18 x 72 x 8 PIN CONFIGURATION DESCRIPTION FEATURES The PLHS18P8A is a two-level logic element consisting of 72 AND gates and 8 OR gates with fusible connections for programming I/O


    OCR Scan     		PDF PLHS18P8A PLHS18P8A 20-Pin 300mil-wide PLHS18P8A/BRA PLHS18P8A/B2A PLHS18P8A/BSA logic gates pin configuration pin configuration of logic gates logic gates pin configuration and

    74ls20 mitsubishi

    Abstract: No abstract text available
    Text: MITSUBISHI HIGH S P E E D CMOS M74HC20P/FP/DP DUAL 4-INPUT P O S IT IV E NAND GATE DESCRIPTION The M74HC20 is a semiconductor integrated circuit con­ sisting of two 4-input positive-logic NAND gates, usable as negative-logic NOR gates. PIN CONFIGURATION TOP VIEW


    OCR Scan     		PDF M74HC20P/FP/DP M74HC20 74LSTTL 14P2P 14-PIN 16P2P 16-PIN 20P2V 20-PIN 74ls20 mitsubishi

    74LS18P

    Abstract: No abstract text available
    Text: MITSUBISHI LSTTLs M 74LS 18P DUAL 4-IN P U T NAND SCHMITT TRIGGER DESCRIPTION The M 74LS 18P is a semiconductor integrated circuit PIN CONFIGURATION TOP VIEW containing tw o 4-input positive-logic N A N D gates having a schm itt trigger function and negative-logic N O R gates.


    OCR Scan     		PDF 500ns, b2LHfl27 0013Sbl 74LS18P

    Untitled

    Abstract: No abstract text available
    Text: Signetics 82S153A PLS153A Field Programmable Logic Array (18x42x10) Military Customer Specific Products Signetics Programmable Logic Product Specification PIN CONFIGURATION DESCRIPTION FEATURES The 82S153A is a two-level logic element, consisting of 42 A N D gates and 10 O R


    OCR Scan     		PDF 82S153A PLS153A) 18x42x10) 82S153A

    Dual 4-input NAND Schmitt Trigger

    Abstract: M74LS13P M74ls14p 20-PIN
    Text: MITSUBISHI LSTTLs M74LS13P DUAL 4 -IN P U T NAND S C H M ITT TRIGGER DESCRIPTION The M 74LS 13P PIN CONFIGURATION TOP VIEW is a semiconductor integrated circuit containing tw o 4-inp ut positive-logic N A N D gates having a Schm itt trigger function and negative-logic NOR gates.


    OCR Scan     		PDF M74LS13P M74LS13P 16-PIN 20-PIN Dual 4-input NAND Schmitt Trigger M74ls14p

    Untitled

    Abstract: No abstract text available
    Text: MITSUBISHI LSTTLs M74LS13P DUAL 4 -IN P U T NAND S C H M ITT TRIGGER DESCRIPTION The M 74LS 13P PIN CONFIGURATION TOP VIEW is a semiconductor integrated circuit containing tw o 4-inp ut positive-logic N A N D gates having a Schm itt trigger function and negative-logic NOR gates.


    OCR Scan     		PDF M74LS13P b2LHfl27 0013Sbl 14-PIN 16-PIN 20-PIN

    26 SIGNETICS

    Abstract: No abstract text available
    Text: S ig n e t ic s PLS173 Field-Programmable Logic Array 22x42x10 Military Application Specific Products Slgnetlcs Programmable Logic Product Specification PIN CONFIGURATION DESCRIPTION FEATURES The PLS173 is a two-level logic element consisting of 42 AND gates and 10 OR


    OCR Scan     		PDF PLS173 22x42x10) PLS173 26 SIGNETICS

    54S00

    Abstract: 54LS00 54LS00/BCBJC Ceramic diodes for short circuit in 5400 5400 nand
    Text: Signetics I 5400, 54LS00, 54S00 Gates Quad Two-Input NAND Gates Military Logic Products • FUNCTION TABLE Product Specification ORDERING INFORMATION DESCRIPTION PIN CONFIGURATION ORDER CODE A B Y Ceramic DIP Figure A 540Q/BCA, 54LS00/BCA, 54S00/BCA L L H


    OCR Scan     		PDF 54LS00, 54S00 540Q/BCA, 54LS00/BCA, 54S00/BCA 54LS00/BDA, 54S00/BDA 5400/BDA 54LS00/B2A, 54S00/B2A 54S00 54LS00 54LS00/BCBJC Ceramic diodes for short circuit in 5400 5400 nand

    74LS10 mitsubishi

    Abstract: No abstract text available
    Text: M IT S U B IS H I HIGH SPEED CMOS M74HC10P/FP/DP T R IP L E 3 -IN P U T P O S IT IV E NAND GATE DESCRIPTION PIN CONFIGURATION TOP VIEW The M74HC10 is a semiconductor integrated circuit con­ sisting of three 3-input positive-logic NAND gates, usable as negative-logic NOR gates.


    OCR Scan     		PDF M74HC10P/FP/DP M74HC10 74LSTTL 14P2P 14-PIN 16P2P 16-PIN 20P2V 20-PIN 74LS10 mitsubishi

    Untitled

    Abstract: No abstract text available
    Text: MITSUBISHI ASTTLs M74AS832BP HEX 2-IN PU T OR DRIVER DESCRIPTION The M 74A S 832B P is a sem iconductor integrated circuit PIN CONFIGURATION TOP VIEW consisting of six 2-input positive-logic OR buffer gates, usable as negative-log ic A N D buffer gates.


    OCR Scan     		PDF M74AS832BP --50Q

    Untitled

    Abstract: No abstract text available
    Text: GD54/74LS02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES Description Pin Configuration This device contains four independent 2-input NOR gates. It performs the Boolean functions Y = A B or Y = A + B in positive logic. VCc 4Y 4B 4A 3Y 3B 3A Function Table INPUTS OUTPUT


    OCR Scan     		PDF GD54/74LS02

    Untitled

    Abstract: No abstract text available
    Text: GD54/74S08 QUADRUPLE 2-INPUT POSITIVE AND GATES Description Pin Configuration This device contains four independent 2-input AND gates. It performs the Boolean functions Y = A » B or Y = A + B in positive logic. Function Tabie each gate INPUT A O U T PU T


    OCR Scan     		PDF GD54/74S08

    74LS02 pin configuration

    Abstract: 74LS02 function table
    Text: GD54/74LS02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES Description Pin Configuration This device contains four independent 2-input NOR gates. It performs the Boolean functions Y = A B or Y = A + B in positive logic. Vcc 4Y 4B 4A 3Y 3B 3A Function Table INPUTS A


    OCR Scan     		PDF GD54/74LS02 74LS02 pin configuration 74LS02 function table

    Untitled

    Abstract: No abstract text available
    Text: PLS173 Slgnetics Field-Programmable Logic Array 22x42x10 Military Application Specific Products Signetics Programmable Logic Product Specification PIN CONFIGURATION DESCRIPTION FEATURES T h e P L S 1 7 3 is a two-level logic elem ent consisting of 4 2 A N D gates and 10 O R


    OCR Scan     		PDF PLS173 22x42x10)

    Untitled

    Abstract: No abstract text available
    Text: GD54/74S02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES Description Pin Configuration This device contains four independent 2-input NOR gates. It performs the Boolean functions Y = A B or Y = A + B in positive logic. 3B n fi fi r fi r <tU l<£- Function Table OUTPUT


    OCR Scan     		PDF GD54/74S02

    74S02

    Abstract: No abstract text available
    Text: GD54/74S02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES Description This device contains four independent 2-input NOR gates. It performs the Boolean functions Y = A B or Y = A + B in positive logic. Pin Configuration 3B FI RI Hn F fi r r r l<5L Function Table OUTPUT


    OCR Scan     		PDF GD54/74S02 Rl-280Q 74S02

    1804P

    Abstract: No abstract text available
    Text: MITSUBISHI ASTTLs M 74AS804BP HEX 2-IN PU T NANO DRIVER DESCRIPTION The M 74A S 804B P is a sem iconductor integrated circuit consisting of six 2-input positive-logic NAND PIN CONFIGURATION TOP VIEW — buffer gates, usable as negative-log ic N O R buffer gates.


    OCR Scan     		PDF 74AS804BP -----b75 1804P