CRC16
Abstract: DS1920 DS1982 DS1986 DS1990A DS1991 DS1992 DS1993 DS1996 DS2407
Text: LOGICAL STANDARDS AND CHARACTERISTICS 061495 43/150 43 CHAPTER 5: LOGICAL STANDARDS AND CHARACTERISTICS A.1. Physical Layer This layer defines the electrical characteristics, logical voltage levels and general timing of Touch Memory communication. Details are discussed in Chapter 4,
|
Original
|
CRC16
DS1920
DS1982
DS1986
DS1990A
DS1991
DS1992
DS1993
DS1996
DS2407
|
PDF
|
inverter repair
Abstract: 3Gxxx 1G74 sot753 1G14 1G04 zxxx Fairchild 1G125 military switch SO14 Package philips
Text: Semiconductors Philips PicoGate Logic The logical alternative for miniaturization Philips PicoGate Logic The logical alternative for miniaturization Semiconductors Philips PicoGate Logic provides simple solutions facing three critical concerns in today’s environment.
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: A U TO POWER M A N A G E M E N T Power management capabilities are provided for the following logical devices: floppy disk, UART 1, UART 2 and the parallel port. For each logical device, two types of power management are provided; direct powerdown and auto
|
OCR Scan
|
|
PDF
|
3Gxxx
Abstract: 1G14 1G157 MICROPAK XX 1G04 sot363 xg 1G57 SOT891 1G02 TC7S
Text: PicoGate and MicroPak The logical solution for miniaturization The logical solution for miniaturiz NXP PicoGate and MicroPak packages are roughly ten to fifteen times smaller than conventional SO14 packages and provide significant miniaturization in space-constrained applications. Available in a wide
|
Original
|
|
PDF
|
000068H
Abstract: No abstract text available
Text: RapidIO Logical I/O and Transport Layer Interface DS242 (v1.3.1) July 31, 2003 Introduction Product Specification LogiCORE Facts The Xilinx LogiCORE RapidIO™ Logical (I/O) and Transport Layer interface is optimized for Virtex™-II and Virtex-II Pro™ series FPGAs
|
Original
|
DS242
000068H
|
PDF
|
"Flash Memory" AT 49
Abstract: LMX9820x LMX9820A V600 national semiconductor "flash memory" national semiconductor flash memory
Text: National Semiconductor Application Note, Confidential December 2004 Revision 0.92 1.0 2 Configure the module to start in ISP mode. ENV0 pin to logical 0 and ENV1 pin to logical 1. 3) Attach the power to the Texas board. 4) Connect the UART cable between the development
|
Original
|
LMX9820A
LMX9820x
"Flash Memory" AT 49
LMX9820A
V600
national semiconductor "flash memory"
national semiconductor flash memory
|
PDF
|
SPU3
Abstract: 33T6 direct rdram rac transistor b1011 rambus RAC 2B011
Text: Preliminary Information Direct Rambus Memory Controller RMC2 Overview Logical constraints are tracked by the Protocol Module (PM), which receives transaction requests from the Bus Interface Unit, and requests all the Row and Column packets necessary to implement the requested transaction, in the correct logical order. Timing and retire
|
Original
|
|
PDF
|
0123F POWER SUPPLY
Abstract: 0880E 0830B mcu 08300 0080D 0847f fcbg AA23 AC25 IDT7172604
Text: IDT88K8483 SPI-4 Exchange Document Issue 1.0 Description Features Functionality – Multiplexes logical ports LPs from SPI-4A and SPI-4B to SPI4M – Optionally converts between interleaved packet transfers and whole packet transfers per logical port – Data redirection per LP between SPI-4A, SPI-4B and 10G
|
Original
|
IDT88K8483
IDT88K8483BRI
IDT88K8483
IDT88K8483BLI
IDT88K8484
0123F POWER SUPPLY
0880E
0830B
mcu 08300
0080D
0847f
fcbg
AA23
AC25
IDT7172604
|
PDF
|
Untitled
Abstract: No abstract text available
Text: RapidIO Logical I/O and Transport Layer Interface v4.1 DS242 February 15, 2007 Product Specification Introduction LogiCORE Facts The LogiCORE RapidIO™ Logical (I/O) and Transport Layer interface is optimized for Virtex™-5 LXT/SXT, Virtex-4 FX and Virtex-II Pro FPGAs, and is compliant with
|
Original
|
DS242
5VLX30T
4VFX20
2VP20
|
PDF
|
cd40109
Abstract: CD40109BMS IOH15
Text: CD40109BMS CMOS Quad Low-to-High Voltage Level Shifter December 1992 Features Description • High Voltage Type 20V Rating CD40109BMS contains four low-to-high voltage level shifting circuits. Each circuit will shift a low voltage digital logic input signal (A, B, C, D) with logical 1 = VCC and logical 0 = VSS
|
Original
|
CD40109BMS
CD40109BMS
cd40109
IOH15
|
PDF
|
DS242
Abstract: No abstract text available
Text: RapidIO Logical I/O and Transport Layer Interface v4.2 DS242 October 10, 2007 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP RapidIO™ Logical (I/O) and Transport Layer interface is optimized for Virtex™-5 LXT/SXT, Virtex-4 FX and Virtex-II Pro FPGAs, and is
|
Original
|
DS242
5VLX30T
4VFX20
2VP20
|
PDF
|
CD40109BMS
Abstract: IOH15
Text: CD40109BMS CMOS Quad Low-to-High Voltage Level Shifter December 1992 Features Description • High Voltage Type 20V Rating CD40109BMS contains four low-to-high voltage level shifting circuits. Each circuit will shift a low voltage digital logic input signal (A, B, C, D) with logical 1 = VCC and logical 0 = VSS
|
Original
|
CD40109BMS
CD40109BMS
IOH15
|
PDF
|
TC5316210
Abstract: Tc5316210cf
Text: TC5316210CP/CF TOSHIBA TOSHIBA MOS INTEGRATED CIRCUIT SILICON GATE CMOS 16 MBIT 1 M WORD BY 16 BITS/2 M WORD BY 8 BITS CMOS MASK ROM DESCRIPTION The TC5316210CP/CF is a 16,777,216-bit Read Only Memory organized as 1,048,576 words by 16 bits when BYTE is logical high, and as 2,097,152 words by 8 bits when BYTE is logical low.
|
OCR Scan
|
TC5316210CP/CF
TC5316210CP/CF
216-bit
42-pin
44-pin
765TYP
TC5316210
Tc5316210cf
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TC5332410BF/BFT TOSHIBA TOSHIBA MOS INTEGRATED CIRCUIT 32 MBIT 1 M WORD BY 32 BITS/2 SILICON GATE CMOS WORD BY 16 BITS CMOS MASK ROM DESCRIPTION The TC5332410BF/BFT is a 33,554,432-bit Read Only Memory organized as 1,048,576 words by 32 bits when DW/W is logical high, and as 2,097,152 words by 16 bits when DW/W is logical low.
|
OCR Scan
|
TC5332410BF/BFT
TC5332410BF/BFT
432-bit
70-pin
|
PDF
|
|
|
TC534200CF
Abstract: No abstract text available
Text: TOSHIBA TC534200CP/CF/CFT TOSHIBA MOS INTEGRATED CIRCUIT SILICON GATE CMOS 4 MBIT 256 K WORD BY 16 BITS/512 K WORD BY 8 BITS CMOS MASK ROM DESCRIPTION The TC534200CP/CF is a 4,194,304-bit Read Only Memory organized as 262,144 words by 16 bits when BYTE is logical high, and as 524,288 words by 8 bits when BYTE is logical low.
|
OCR Scan
|
TC534200CP/CF/CFT
BITS/512
TC534200CP/TC534200CF
304-bit
TC534200CP/CF
40-pin
44-pin
TC534200CF
|
PDF
|
TC5332200AF
Abstract: TC53322
Text: TO SH IB A TC5332200AF/AFT TOSHIBA MOS INTEGRATED CIRCUIT SILICON GATE CMOS 32 MBIT 2,097,152 WORD BY 16 BITS/4,194,304 WORD BY 8 BITS CMOS MASK ROM DESCRIPTION The TC53322Ö0AF/AFT is a 33,554,432-bit Read Only Memory organized as 2,097,152 words by 16 bits when BYTE is logical high, and as 4,194,304 words by 8 bits when BYTE is logical low.
|
OCR Scan
|
TC5332200AF/AFT
TC53322
432-bit
TC5332200AF/AFT
44-pin
765TYP
TC5332200AF
|
PDF
|
A10AL
Abstract: TC538200AFT
Text: TO SH IB A TC538200AP/AF/AFT TOSHIBA MOS INTEGRATED CIRCUIT SILICON GATE CMOS 8 MBIT 512 K WORD BY 16 BITS/1 M WORD BY 8 BITS CMOS MASK ROM DESCRIPTION The TC538200AP/AF is a 8,388,608-bit Read Only Memory organized as 524,288 words by 16 bits when BYTE is logical high, and as 1,048,576 words by 8 bits when BYTE is logical low.
|
OCR Scan
|
TC538200AP/AF/AFT
TC538200AP/AF
608-bit
42-pin
44-pin
OP44--
A10AL
TC538200AFT
|
PDF
|
TC5316200CP
Abstract: TC5316200CF
Text: T O S H IB A TC5316200CP/CF/CFT TOSHIBA MOS INTEGRATED CIRCUIT SILICON GATE CMOS 16 MBIT 1 M WORD BY 16 BITS/2 M WORD BY 8 BITS CMOS MASK ROM DESCRIPTION The TC5316200CP/CF/CFT is a 16,777,216-bit Read Only Memory organized as 1,048,576 words by 16 bits when BYTE is logical high, and as 2,097,152 words by 8 bits when BYTE is logical low.
|
OCR Scan
|
TC5316200CP/CF/CFT
TC5316200CP/CF/CFT
216-bit
42-pin
44-pin
TC5316200CP
TC5316200CF
|
PDF
|
XC5200
Abstract: No abstract text available
Text: Edway Design Systems System Explorer ASIC Explorer XILLAS Concept Composer Verilog FPGA Designer Synergy Design Works TimingDesigner ALPS LSI Technologies Aptix Corporation Logical Devices Mentor Graphics ITS Logic Modeling Corp. Synopsis Division INCASES Engineering
|
Original
|
RS6000
XC5200
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TO SHIBA TC5332410BF/BFT TOSHIBA MOS INTEGRATED CIRCUIT SILICON GATE CMOS 32 MBIT 1 M W O RD BY 32 BITS/2 M W O RD BY 16 BITS CMOS MASK ROM DESCRIPTION The TC5332410BF/BFT is a 33,554,432-bit Read Only Memory organized as 1,048,576 words by 32 bits when DW/W is logical high, and as 2,097,152 words by 16 bits when DW/W is logical low.
|
OCR Scan
|
TC5332410BF/BFT
TC5332410BF/BFT
432-bit
70-pin
|
PDF
|
P3E7
Abstract: No abstract text available
Text: CB_8032 Features • 8-bit Embedded Microcontroller Core Optimized for Control Applications • Microcode, Software-compatible with Industry-standard 8032 Devices: • • • • • • • - Instruction Set: Arithmetic Operations, Logical Operations, Boolean Variable
|
Original
|
16-bit
P3E7
|
PDF
|
PS 8032
Abstract: 203JB 8032 opcode format 8032 opcode
Text: Features • 8-bit Embedded Microcontroller Core Optimized for Control Applications • Microcode, Software-compatible with Industry-standard 8032 Devices: • • • • • • • • – Instruction Set: Arithmetic Operations, Logical Operations, Boolean Variable
|
Original
|
8032-standard
16-bit
0875B
03/00/0M
PS 8032
203JB
8032 opcode format
8032 opcode
|
PDF
|
atmel 1050
Abstract: bytek 0545A 10-50l 95086 ATMEL PROM needham Union Microsystems
Text: 2 CMOS E PROM Programmers That Support Atmel Memory Products The following programmers support Atmel memory products. Please contact the companies individually to find out if specific products and packages are supported. Advin Systems Inc. Logical Devices
|
Original
|
1050-L
994-rth
atmel 1050
bytek
0545A
10-50l
95086
ATMEL PROM
needham
Union Microsystems
|
PDF
|
LIFO
Abstract: Union Microsystems
Text: CMOS E2PR0M Programmers That Support Atmel Memory Products The following programmers support At mel memory products. Please contact the companies individually to find out if specific products and packages are supported. Advin Systems Inc. Logical Devices
|
OCR Scan
|
1050-L
LIFO
Union Microsystems
|
PDF
|
