M53S128324A Search Results

Untitled

Abstract: No abstract text available
Text: ESMT M53S128324A 2E Mobile DDR SDRAM 1M x 32 Bit x 4 Banks Mobile DDR SDRAM Features z z z z z z z z z z JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data strobe (DQS) No DLL; CLK to DQS is not synchronized.