Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    M74LS00P Search Results

    SF Impression Pixel

    M74LS00P Price and Stock

    Mitsubishi Electric M74LS00P

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics M74LS00P 5
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote
    Quest Components M74LS00P 7
    • 1 $0.6
    • 10 $0.6
    • 100 $0.6
    • 1000 $0.6
    • 10000 $0.6
    Buy Now

    M74LS00P Datasheets (2)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    M74LS00P Mitsubishi Quad 2-Input Positive NAND Gates Original PDF
    M74LS00P Unknown TTL Data Book 1980 Scan PDF

    M74LS00P Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    ls00

    Abstract: M74LS00P mitsubishi marking lot number mitsubishi marking m74ls00 mitsubishi lot marking marking mitsubishi MITSUBISHI marking example
    Text: MITSUBISHI INTEGRATED CIRCUIT PACKAGES MARKING SPECIFICATIONS 4. MARKING SPECIFICATIONS 4.1 GENERAL SPECIFICATIONS Mitsubishi ICs are marked with the device number, the lot number, and the Mitsubishi logo . We include the complete device number on all ICs except such space limited packages as 8-pin DIP and SOPs and so on. Available space determine the shortened form.


    Original
    M74LS00P ls00 M74LS00P mitsubishi marking lot number mitsubishi marking m74ls00 mitsubishi lot marking marking mitsubishi MITSUBISHI marking example PDF

    74LS00P

    Abstract: M74LS00P
    Text: M IT S U B IS H I LSTTLs M74LS00P QUADRUPLE 2-IN P U T POSITIVE NAND GATES DESCRIPTION The M 74LS 00P is semiconductor integrated circuit contain­ ing fo u r dual-input positive-logic N A N D gates, usable as negative-logic N O R gates. FEATURES • High breakdown input voltage V | S 15 V


    OCR Scan
    M74LS00P 0013Sbl 14-PIN 16-PIN 20-PIN 74LS00P M74LS00P PDF

    M74LS00P

    Abstract: 20-PIN M74LS00
    Text: M IT S U B IS H I LSTTLs M74LS00P QUADRUPLE 2-IN P U T POSITIVE NAND GATES DESCRIPTION The M 74LS 00P is semiconductor integrated circuit contain­ ing fo u r dual-input positive-logic N A N D gates, usable as negative-logic N O R gates. FEATURES • High breakdown input voltage V | S 15 V


    OCR Scan
    M74LS00P M74LS00P 16-PIN 20-PIN M74LS00 PDF

    M74LS04P

    Abstract: M74LS00P M74LS00
    Text: DESCRIPTION The M 7 4L S 16 2A P is a semiconductor integrated circuit PIN CONFIGURATION TOP VIEW containing a synchronous presettable decade counter func­ tion w ith a synchronous reset input. RESET INPUT T il Synchronous reset and preset inputs • Carry output and enable input fo r cascade connection


    OCR Scan
    M74LS162AP b2LHfl27 0013Sbl 14-PIN 16-PIN 20-PIN M74LS04P M74LS00P M74LS00 PDF