Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    MOVE ESSO Search Results

    MOVE ESSO Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    555 timer 38 khz

    Abstract: PC11 HTG1390 PC10 machine code microcontroller STC interfacing with lcd display
    Text: HTG1390 4-bit Microcontroller Preliminary Features • • • • • • • • • • • • • • • • Operating voltage: 1.2V~1.8V 7 input lines 3 output lines Halt feature reduces power consumption Up to 16µs instruction cycle with 256kHz system clock at VDD=1.5V


    Original
    HTG1390 256kHz HTG1390 0000dddd 555 timer 38 khz PC11 PC10 machine code microcontroller STC interfacing with lcd display PDF

    68EC020

    Abstract: motorola 68ec020 MC68EC020 mc68eco TI7A bfe 9ca
    Text: Ordw this doamont by M~8EC0201D MOTOROLA SEMICONDUCTOR -— TECHNICAL DATA- - MC68EC020 Technical Summay 32-Bit Embedded Controller .*>\”, The MC68EC020 is an economical high-performance embedded specifically to suit the needs of the embedded controller market.


    Original
    8EC0201D MC68EC020 32-Bit MC68EC020 M68000 24-Bit 16-Mbyte 8-/16-/32-Bit 68EC020 motorola 68ec020 mc68eco TI7A bfe 9ca PDF

    LC8931

    Abstract: LA8609 lc7151 LA8640 LA8630M
    Text: Cordless Telephone ICs/ Telephones that dispense with the inconvenience of connecting cords and allow the user to move about freely are proving very popular. Cordless telephones usually consist of two separate units, a base unit and a handset, and are either lowpower units with limited range or high-power units


    OCR Scan
    LV2100V SSOP24 LV2101V LC8931 MFP28 LA8640W SQFP48 LA8645W SQFP64 LA8609 lc7151 LA8640 LA8630M PDF

    NS32016

    Abstract: NS32081
    Text: NS32081-10/NS32081-15 ^W\ National ä iA Semiconductor NS32081-10/NS32081-15 Floating-Point Units General Description Features The NS32081 Floating-Point Unit functions as a slave proc­ essor in National Semiconductor’s Series 32000 micro­ processor family. It provides a high-speed floating-point in­


    OCR Scan
    NS32081-10/NS32081-15 NS32081-10/NS32081-15 NS32081 32-bit 64-bit NS32016, NS32008 NS32032 TL/EE/5234-21 TL/EE/5234-22 NS32016 PDF

    NS32201

    Abstract: NS32032 m 52343 sp NS32016 Scans-0013604
    Text: NS32081-10/NS32081-15 CT| National J üm Semiconductor NS32081-10/NS32081-15 Floating-Point Units General Description Features The NS32081 Floating-Point Unit functions as a slave proc­ essor in National Semiconductor’s Series 32000 micro­ processor family. It provides a high-speed floating-point in­


    OCR Scan
    NS32081-10/NS32081-15 NS32081 32-bit 64-bit NS32016, NS32008 NS32032 TL/EE/5234-22 TL/EE/5234-23 EE/5234-24 NS32201 m 52343 sp NS32016 Scans-0013604 PDF

    NS32081-10

    Abstract: No abstract text available
    Text: NS32081-10/NS32081-15 yw\ National ¡Dfl Semiconductor NS32081-10/NS32081-15 Floating-Point Units General Description Features The NS32081 Floating-Point Unit functions as a slave proc­ essor in National Semiconductor’s Series 32000 micro­ processor family. It provides a high-speed floating-point in­


    OCR Scan
    NS32081-10/NS32081-15 NS32081-10/NS32081-15 NS32081 32-bit 64-bit NS32016, NS32008 NS32032 NS32081-10 PDF

    D 1163 A

    Abstract: No abstract text available
    Text: WTL 1163 FLOATING POINT CONTROLLER PRELIMINARY DATA Ju ly 1986 Features H IG H P E R F O R M A N C E IN T E R F A C E B E T W E E N IN T E L 80386 32-BIT M IC R O P R O C ESSO R A N D W T L 1164 A N D W T L 1165 F L O A T IN G PO IN T C O PR O C ESSO R F U L L Y S U PP O R T E D W IT H C, FO R T R A N AN D


    OCR Scan
    32-BIT 84-PIN D 1163 A PDF

    Untitled

    Abstract: No abstract text available
    Text: PRELIM IN ARY DATA SH EET NEC M O S IN TEG RATED CIRCU IT VR4100 64-BIT M ICRO PRO CESSO R The ¿[PD30100 V r41 00 is a high-performance, 64-bit R IS C (Reduced Instruction Set Computer) type microproc­ essor employing the R IS C architecture developed by MIPS.


    OCR Scan
    VR4100â 64-BIT PD30100 r4100 U10050E) L427S2S PDF

    R3010

    Abstract: fpa g12 burndy C1989 PR3000 R2010 R3000 R2010 mips processor mips r3010
    Text: P ñ E L m m & w ? A PaceM ipsR3010 A 32-Bit, 25 MHz RISC A *4 Floating Point A Accelerator E PERFORM4/VCE Means Quality, Service and Speed S£M /C O A/D U C rO ft C O ftP O ffA n O A f 6-107 This Material Copyrighted By Its Respective Manufacturer 01969 Perfor manes Semiconductor Corporation


    OCR Scan
    R3010 32-Bit, PR3010 PR3010- MIL-STD-883C, R3010 fpa g12 burndy C1989 PR3000 R2010 R3000 R2010 mips processor mips r3010 PDF

    Untitled

    Abstract: No abstract text available
    Text: * 4 A M A A PaceMipsR3010 32-Bit, 25 MHz RISC Floating Point Accelerator a P E fíF O R M 4N C E fa fS fM C O /V D i/C rO /f CORPOfíAT/O/V Means Quality, Service and Speed 1989 Performance Semiconductor Corporation 7$ — — TABLE OF CONTENTS Features and Description. 6-109


    OCR Scan
    PaceMipsR3010 32-Bit, PR3010 PDF

    dy 255

    Abstract: TS68483A
    Text: SGS-THOMSON E i TS68483A R a D g ^ [ l[ L [l(g Ii],^ R ! ] D © i HMOS2 ADVANCED GRAPHIC AND ALPHANUMERIC CONTROLLER DESCRIPTION The TS68483 is an advanced color graphic proc­ essor that drastically reduces the CPU sottware overhead for all graphic tasks in medium and high


    OCR Scan
    TS68483A dy 255 TS68483A PDF

    3DA18

    Abstract: AOXA scn680 SCN68000 SCN68000C6A68 SCN68000C6I64 SCN68000C6N64 SCN68000C8I64 SCN68000CAI64 SCN68000CAN64
    Text: Mullard U Originally published by Signetics FEBRUARY 1985 SCN68000 16-Bit Microprocessor Product Specification DESCRIPTION PIN CONFIGURATION The SCN68000 is the first in a family of a d v a n c e d m ic ro p ro c e s s o rs fro m Signetics. Utilizing VLSI technology, the


    OCR Scan
    SCN68000 16-Bit SCN68000 32-bit 24-bit 3DA18 AOXA scn680 SCN68000C6A68 SCN68000C6I64 SCN68000C6N64 SCN68000C8I64 SCN68000CAI64 SCN68000CAN64 PDF

    R68000

    Abstract: r68561 rockwell r68561 Rockwell R68560 ZID15 R68C552 R6551* rockwell R68802 1SHB R68560 application note
    Text: R68000 16-Bit Microprocessing Unit MPU 9 Rockwell DESCRIPTION The R68000 offers seventeen 32-bit registers in addition to the 32-bit program counter and a 16-bit status register. The first eight registers (D0-D7) are used as data registers for byte (8 -bit), word


    OCR Scan
    R68000 16-Bit 32-bit r68561 rockwell r68561 Rockwell R68560 ZID15 R68C552 R6551* rockwell R68802 1SHB R68560 application note PDF

    8039 microcontroller

    Abstract: 8049 microcontroller APPLICATION lt 8243 scn8040 8039 instruction set scn8049 8049 processor Microcontroller 8048 8048 microcontroller APPLICATION INS 8040
    Text: Philips C om ponents-Slgnetlcs SCN8049 Series Document No. 853-0095 ECN No. 85292 Date of Issue August 26,1986 Status Product Specification Application Specific Product DESCRIPTION The SCN8049 Series Microcontrollers are self-contained, 8-bit processors which contain the system timing, control


    OCR Scan
    SCN8049 SCN8049, SCN8050, SCN8039, SCN8040 40-pin 24quasi-bidirectional 1986am 8039 microcontroller 8049 microcontroller APPLICATION lt 8243 8039 instruction set 8049 processor Microcontroller 8048 8048 microcontroller APPLICATION INS 8040 PDF

    pipeline ARCHITECTURE OF 80386

    Abstract: microprocessor 80386 pin out diagram pipeline architecture for 80386 pin out of 80386 microprocessor lr2000 16 BIT ALU design with 80386 microprocessor pin out diagram 43BSD "RISC Microprocessor" pin of microprocessor 80386
    Text: LSI LOGIC LR2000 High Performance RISC Microprocessor Preliminary Description The LR2000 CPU is a high speed HCMOS imple­ mentation of the MIPS RISC Reduced Instruction Set Computer microprocessor architecture. The MIPS architecture was initially developed at Stan­


    OCR Scan
    LR2000 LR2010 32-bit pipeline ARCHITECTURE OF 80386 microprocessor 80386 pin out diagram pipeline architecture for 80386 pin out of 80386 microprocessor 16 BIT ALU design with 80386 microprocessor pin out diagram 43BSD "RISC Microprocessor" pin of microprocessor 80386 PDF

    motorola 68000 pin diagram

    Abstract: MC68010 motorola 68000 68040 seven interrupt levels
    Text: M 68000UM /AD REV 8 M68000 MC68000 MC68008 MC68010 MC68HC000 MC68HC001 and the New MC68EC000 8- / 16- / 32-Bit Microprocessor User's Manual Ninth Edition m o t o r o l a I O rder this document by M 68000 U M A D /A D M MOTOROLA M ic ro p ro c e s s o r a n d M e m o ry


    OCR Scan
    68000UM M68000 MC68000 MC68008 MC68010 MC68HC000 MC68HC001 MC68EC000 32-Bit motorola 68000 pin diagram MC68010 motorola 68000 68040 seven interrupt levels PDF

    R2000 mips

    Abstract: R2000 mips processor TAG 9144 R2010 mips processor UAX-11 HP850S MIPS R2000 cache HP825S MIPS R2000
    Text: LSI LOGIC R2000 High Performance RISC Microprocessor Preliminary Description Features R2000 CPU Chip Photo The R2OO0 CPU is a high speed HCMOS implemen­ tation of the MIPS RISC Reduced Instruction Set Computer microprocessor architecture. The MIPS architecture was initially developed at Stanford


    OCR Scan
    R2000 32-bit HP825S M/500 M/800 M/1000 WX-11/780, HP850S R2000 mips R2000 mips processor TAG 9144 R2010 mips processor UAX-11 MIPS R2000 cache MIPS R2000 PDF

    IR receiver TK 19 527

    Abstract: TLD 721 5FW-4 Fm 6721 transformer
    Text: DP8344B National ÆLm Semiconductor DP8344B Biphase Communications Processor— BCP G eneral Description although a TTL-level serial input is also provided for applica­ tions where an external comparator is preferred. The DP8344B BCP is a communications processor de­


    OCR Scan
    DP8344B DP8344B IR receiver TK 19 527 TLD 721 5FW-4 Fm 6721 transformer PDF

    LR2000

    Abstract: LR2020 43BSD 1117L virtual memory OF 80386 TAG 9144 s1988 80386 microprocessor pin out diagram pin out of 80386 microprocessor LR2010
    Text: LSI LOGIC LR2000 High Performance RISC Microprocessor Preliminary Description The LR2000 CPU is a high speed HCMOS imple­ mentation of the MIPS RISC Reduced Instruction Set Computer microprocessor architecture. The MIPS architecture was initially developed at Stan­


    OCR Scan
    LR2000 LR2000 LR2010 32-bit LR2020 43BSD 1117L virtual memory OF 80386 TAG 9144 s1988 80386 microprocessor pin out diagram pin out of 80386 microprocessor PDF

    613 GB 123 CT

    Abstract: MIPS Translation Lookaside Buffer TLB R3000 MIPS r3000 tag l9 225 400 tag d3 620 400 tag c3 625 800 burndy q5 tag R3000 Performance Semiconductor PR300
    Text: P IE IE L D IM IO M Ä IH IY PaceMips’R3000 32-Bit, 25 MHz RISC GPU with Integrated Memory Management Unit a P E R F O R M A N C E rSEMICONDUCTOR CORPO/TAHO/V Means Quality, Service and Speed 6-3 This Material Copyrighted By Its Respective Manufacturer C1989 Performance Semiconductor Corporation


    OCR Scan
    R3000 32-Bit, PR3000 PR3000â MIL-STD-883C, TECHDOC15Q7 613 GB 123 CT MIPS Translation Lookaside Buffer TLB R3000 MIPS r3000 tag l9 225 400 tag d3 620 400 tag c3 625 800 burndy q5 tag R3000 Performance Semiconductor PR300 PDF

    Untitled

    Abstract: No abstract text available
    Text: r a E L D M O iM r a Y PaceMips R3000 * 32-Bit, 25 MHz RISC GPU with Integrated Memory * Management Unit - Means Quality, Service and Speed 'SEMICONDUCTOR CORPORATION C1989 Performance Semiconductor Corporation jA TABLE OF CONTENTS Features and Description .6-5


    OCR Scan
    R3000 32-Bit, C1989 PR3000 CA95112 MIL-STD-883C, TECHDOC15Q7 PDF

    Untitled

    Abstract: No abstract text available
    Text: m 7 va November 1991 DP8344B Biphase C om m unications Processor— BCP General Description The DP8344B BCP is a communications processor de­ signed to efficiently process IBM* 3270, 3299 and 5250 communications protocols. A general purpose 8-bit protocol


    OCR Scan
    DP8344B 41-J-2477459 PDF

    53C710

    Abstract: 53C700 53c7 80386 programmers manual ARBO NCR SCSI 75ALS ncr scsi script 80386 microprocessor pin out diagram DB7-6
    Text: NCR 53C710 F e a tu re s • • • • • • • General Description The NCR 53C710 is the second member of the 53C700 family of intelligent, single-chip, third generation SCSI host adapters. A high performance SCSI core and an intelligent 32-bit bus master DMA core are integrated with a


    OCR Scan
    53C710 32-Bit 53C710 53C700 53c7 80386 programmers manual ARBO NCR SCSI 75ALS ncr scsi script 80386 microprocessor pin out diagram DB7-6 PDF

    79R3500

    Abstract: No abstract text available
    Text: RISC CPU PROCESSOR RISCore IDT79R3500 In te g rate d D e v ic e Technology, Inc. Supports concurrent refill and execution of instructions. Partial word stores executed as read-modify-write. 6 external interrupt inputs, 2 software interrupts, with single cycle latency to exception handler routine.


    OCR Scan
    IDT79R3500 R3000 R3010 R3000A R3000, R2000 R3010, R2010 QQ241QM IDT79R3500 79R3500 PDF