Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    MPCK 2 Search Results

    SF Impression Pixel

    MPCK 2 Price and Stock

    Qorvo QPF4518MPCK401

    WiFi Development Tools - 802.11 5 GHz Wi-Fi Front End Module
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics QPF4518MPCK401
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    SPC Multicomp MPCK2QRS2

    Tactile Switch, 0.02A, 12Vdc, Th, 160Gf; Product Range:Mp Tactile Switches Push-Type; Actuator Orientation:Side Actuated; Switch Mounting:Through Hole; Actuator Style:Rectangular Button; Actuating Force:160Gf; Ip Rating:- Rohs Compliant: Yes |Multicomp Pro MPCK2QRS2
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Newark MPCK2QRS2 Bulk 2,960 1
    • 1 $0.413
    • 10 $0.413
    • 100 $0.3
    • 1000 $0.259
    • 10000 $0.259
    		Buy Now

    MPCK 2 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    DREAM 4

    Abstract: No abstract text available
    Text: SAM5808 AUDIO & MUSIC MULTI-DSP PROCESSOR Key features                   Dream DSP Array of 8 new 24bit/56bit DSP cores P24XT supporting 56bit MAC operations (400M MAC/sec), vector processing, double precision instructions and


    Original     		SAM5808 24bit/56bit P24XT) 56bit 48x48bit 16bit P16XT) 32-bit 512Kword SAM5808 DREAM 4 PDF

    schematic diagram ic 8823

    Abstract: DREAM 4 33-/P16XT
    Text: SAM5704 AUDIO & MUSIC MULTI-DSP PROCESSOR Key features                    Dream DSP Array of 4 new 24bit/56bit DSP cores P24XT supporting 56bit MAC operations (200M MAC/sec), vector processing, double precision instructions and


    Original     		SAM5704 24bit/56bit P24XT) 56bit 48x48bit 16bit P16XT) 200MHz, 32-bit 512Kword schematic diagram ic 8823 DREAM 4 33-/P16XT PDF

    DREAM 4

    Abstract: SAM5916 DABD5 marking
    Text: SAM5916 AUDIO & MUSIC MULTI-DSP PROCESSOR Key features                  Dream DSP Array of 16 new 24bit/56bit DSP cores P24XT supporting 56bit MAC operations (800M MAC/sec), vector processing, double precision instructions and


    Original     		SAM5916 24bit/56bit P24XT) 56bit 48x48bit 16bit P16XT) 32-bit 512Kword SAM5916 DREAM 4 DABD5 marking PDF

    SAM5716

    Abstract: No abstract text available
    Text: SAM5716 AUDIO & MUSIC MULTI-DSP PROCESSOR Key features                    Dream DSP Array of 16 new 24bit/56bit DSP cores P24XT supporting 56bit MAC operations (800M MAC/sec), vector processing, double precision instructions and


    Original     		SAM5716 24bit/56bit P24XT) 56bit 48x48bit 16bit P16XT) 200MHz, 32-bit 512Kword SAM5716 PDF

    RBS 6601

    Abstract: Product Description for RBS 6601 Product for RBS 6601 block diagram rbs 6601 intel 80188 Lucent 915 rbs 6601 product internal system clock Lucent SLC 96 Lucent SLC timing rbs 6601 description
    Text: Product Brief April 1997 T7230A Primary Access Framer/Controller Features • Framing formats — DS1 extended superframe ESF — DS1 superframe (SF): D4; SLC -96; T1DMDDS; T1DM DDS with FDL access — DS1 independent transmit and receive framing modes when using the ESF and D4 formats


    Original     		T7230A PN97-062TIC RBS 6601 Product Description for RBS 6601 Product for RBS 6601 block diagram rbs 6601 intel 80188 Lucent 915 rbs 6601 product internal system clock Lucent SLC 96 Lucent SLC timing rbs 6601 description PDF

    T7690

    Abstract: TFRA08C13 TMPR28051 TMUX03155 TS16 TTSI2K32T Lucent SLC 96 E1 frame digital phase detector G826
    Text: Product Brief September 1998 TFRA08C13 Octal T1/E1 Framer Features • ■ ■ ■ ■ ■ ■ ■ ■ Eight independent T1/E1 transmit and receive framers. Internal DS1 transmit clock synthesis—no external oscillator necessary. Comprehensive alarm reporting and performance


    Original     		TFRA08C13 352-pin PN98-192TIC PN98-126TIC) T7690 TMPR28051 TMUX03155 TS16 TTSI2K32T Lucent SLC 96 E1 frame digital phase detector G826 PDF

    Untitled

    Abstract: No abstract text available
    Text: Hardware Design Guide, Revision 1 May 26, 2006 TMXF28155 Supermapper 155/51 Mbits/s SONET/SDH xDS3/DS2/DS1/E1/DS0 1 Introduction The last issue of this data sheet was October 13, 2003. A change history can be found in Section 9, Change History, on page 63. Red change bars have been installed on all text, figures, and tables that were added or changed. All changes to


    Original     		TMXF28155 p12-4106 DS03-212MPIC-1 DS03-212MPIC) PDF

    RBS 6601

    Abstract: RBS 2202 Product Description for RBS 6601 T7115a block diagram rbs 6601 CRC-4 IC1 4558 Product for RBS 6601 SR12-SR13 rbs 6601 product description internal system clock
    Text: Device Advisory July 1998 T7230A Device Advisory for Version 1.0 and 2.0 of the Device Introduction This advisory applies to the T7230A device and includes errata to the June 1997 T7230A Primary Access Framer/Controller Preliminary Data Sheet DS96-007TIC and design issues in migrating from the T7230.


    Original     		T7230A DS96-007TIC) T7230. DS96-007TIC DS91-225SMOS) RBS 6601 RBS 2202 Product Description for RBS 6601 T7115a block diagram rbs 6601 CRC-4 IC1 4558 Product for RBS 6601 SR12-SR13 rbs 6601 product description internal system clock PDF

    RBS 2202

    Abstract: Lucent SLC 2000 4558 X data sheet SA4-13 data sheet ic 7495 B20-B2E HDB3 CODING DECODING FPGA SA5-27 5N26 FRM8 relay datasheet
    Text: Preliminary Data Sheet October 2000 TFRA08C13 OCTAL T1/E1 Framer Features • Eight independent T1/E1 transmit and receive framers. ■ Internal DS1 transmit clock synthesis—no external oscillator necessary. ■ Comprehensive alarm reporting and performance


    Original     		TFRA08C13 DS00-190PDH DS99-039T1E1) RBS 2202 Lucent SLC 2000 4558 X data sheet SA4-13 data sheet ic 7495 B20-B2E HDB3 CODING DECODING FPGA SA5-27 5N26 FRM8 relay datasheet PDF

    SA4-13

    Abstract: SA5-27 RHS25
    Text: Device Advisory October 1999 TFRA08C13 Device Advisory for Version 2.0 of the Device Introduction This advisory refers to version 2.0 of the TFRA08C13 Octal T1/E1 Framer. This advisory addresses the timing issue of the microprocessor interface when FDL registers are accessed. This advisory also introduces guidelines for interfacing TFRA08C13 with processors of the Motorola* M68000 family.


    Original     		TFRA08C13 M68000 DS99-039T1E1 DS98-282TIC) SA4-13 SA5-27 RHS25 PDF

    T7230

    Abstract: No abstract text available
    Text: Preliminary Data Sheet March 1992 / s AT&T - Microelectronics T7230 Primary Access Framer/Controller PAC Features • Framing formats: — DS1 (1.544 M bits/s): ESF; D4; SZ.C -96; DDS; DDS with FDL access — Programmable independent transm it and receive framing mode when using the ESF


    OCR Scan     		T7230 16-state SLC-96; channel-24 91-225S 89-129S PDF

    2M2222A

    Abstract: pj 1349 fxp ERI - 35 - 2 YE 0515 TRANSFORMER 2m2222 cmps a42 transistor TTL 74LSxx dg 2n60 diode cross reference PJ32 fj series capacitor 3uF 600V STB523
    Text: W tipt H E W L E T T mL'HM P AC KAR D HP 1000 M/E/F-Series Computers Engineering and Reference Documentation HEWLETT-PACKARD COMPANY Data Systems Division 11000 Wolfe Road Cupertino, California 95014 MANUAL PART NO. 92851-90001 Printed in U.S.A. March 1981


    OCR Scan     		2991A 2M2222A pj 1349 fxp ERI - 35 - 2 YE 0515 TRANSFORMER 2m2222 cmps a42 transistor TTL 74LSxx dg 2n60 diode cross reference PJ32 fj series capacitor 3uF 600V STB523 PDF

    floppy disk chip

    Abstract: Bull Micral of America 03BC-03BF CLK16U RD0076n 8259 Programmable Interrupt Controller AZ9031 AZ9051 dec010x 02F8
    Text: SPS J e '991 AZ9051 Peripheral Support Chip* Introduction The Peripheral Support Subsystem PSS provides a simple interface from the Micro Channel bus to floppy disks, serial and parallel ports, keyboard, pointing devices, real-time clock, and the video environment. A single


    OCR Scan     		AZ9051 AZ9051 floppy disk chip Bull Micral of America 03BC-03BF CLK16U RD0076n 8259 Programmable Interrupt Controller AZ9031 dec010x 02F8 PDF

    RBS 2202

    Abstract: BBS 2202 intel 80188 Lucent SLC 96 CI 4048 counter ami c21 SESCO MOTOROLA LSC SR12 SR14
    Text: Preliminary Data Sheet June 1997 microelectronics group Lucent Technologies Bell Labs Innovations T7230A Primary Access Framer/Controller Features • Framing formats — DS1 extended superframe ESF — DS1 superframe (SF): D4; SLC^-96; T1DM DDS; T 1DM DDS with FDL access


    OCR Scan     		T7230A RBS 2202 BBS 2202 intel 80188 Lucent SLC 96 CI 4048 counter ami c21 SESCO MOTOROLA LSC SR12 SR14 PDF

    Untitled

    Abstract: No abstract text available
    Text: microelectronics Preliminary Data Sheet November 1998 group Lucent Technologies Bell Labs Innovations TFRA08C13 Octal T1/E1 Framer Features Facility Data Link Features • Eight independent T1/E1 transmit and receive framers. m Internal DS1 transmit clock synthesis—no external


    OCR Scan     		TFRA08C13 DS99-039T1E1 DS98-282TÃ 005002b PDF

    SA625

    Abstract: Lucent SLC 2000 AP-222
    Text: I c r o e l e c t r on Advance Data Sheet May 1998 group Lucent Technologies Bell Labs Innovations T7633 DualT1/E1 3.3 V Short-Haul Terminator Features Alarm reporting and performance monitoring per AT&T, ANSI, and ITU-T standards. T heT7633 DualT1/E1 Terminator consists of two


    OCR Scan     		T7633 heT7633 SA625 Lucent SLC 2000 AP-222 PDF

    SA4-13

    Abstract: AUB-13 EFL 231 m25c22
    Text: Lucent Technologies Bell Labs Innovations TFRA08C13 Octal T1/E1 Framer Preliminary Data Sheet November 1998 microelectronics group Lucent Technologies Bell Labs Innovations TFRA08C13 Octal T1/E1 Framer Features Facility Data Link Features • Eight independent T1/E1 transmit and receive


    OCR Scan     		TFRA08C13 DS99-039T1E1 DS98-282TIC) SA4-13 AUB-13 EFL 231 m25c22 PDF

    Untitled

    Abstract: No abstract text available
    Text: Preliminary Data Sheet May 1998 group Lucent Technologies Bell Labs Innovations T7630 DualT1/E1 5.0 V Short-Haul Terminator Terminator-ll Features • Alarm reporting and performance monitoring per AT&T, ANSI, and ITU-T standards. T heT7630 Dual T1/E1 Terminator consists of two


    OCR Scan     		T7630 heT7630 loopbac27 TR-TSY-000194 PDF

    Untitled

    Abstract: No abstract text available
    Text: group Advance Data Sheet May 1998 Lucent Technologies Bell Labs Innovations T7633 DualT1/E1 3.3 V Short-Haul Terminator Features Alarm reporting and performance monitoring per AT&T, ANSI, and ITU-T standards. T heT7633 Dual T1/E1 Terminator consists of two


    OCR Scan     		T7633 heT7633 TR-TSY-000194 PDF