Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    NATIONAL SEMICONDUCTOR FPGA POWER ARCHITECT Search Results

    NATIONAL SEMICONDUCTOR FPGA POWER ARCHITECT Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TPHR7404PU Toshiba Electronic Devices & Storage Corporation N-ch MOSFET, 40 V, 0.00074 Ω@10V, SOP Advance, U-MOS-H Visit Toshiba Electronic Devices & Storage Corporation
    MG800FXF1JMS3 Toshiba Electronic Devices & Storage Corporation N-ch SiC MOSFET Module, 3300 V, 800 A, iXPLV, High-side: SiC SBD、Low-side: SiC MOSFET Visit Toshiba Electronic Devices & Storage Corporation
    XPQR8308QB Toshiba Electronic Devices & Storage Corporation N-ch MOSFET, 80 V, 350 A, 0.00083 Ω@10V, L-TOGL Visit Toshiba Electronic Devices & Storage Corporation
    XPQ1R00AQB Toshiba Electronic Devices & Storage Corporation N-ch MOSFET, 100 V, 300 A, 0.00103 Ω@10V, L-TOGL Visit Toshiba Electronic Devices & Storage Corporation
    TK190U65Z Toshiba Electronic Devices & Storage Corporation MOSFET, N-ch, 650 V, 15 A, 0.19 Ohm@10V, TOLL Visit Toshiba Electronic Devices & Storage Corporation

    NATIONAL SEMICONDUCTOR FPGA POWER ARCHITECT Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    LM0341

    Abstract: lm034 74LS174 example LMH0340 LMH00341 SDI SERIALIZER 74LS174 LMH0040 LMH0041 LMH0050
    Text: National Semiconductor Application Note 1988 Nate Unger, Mark Sauerwald July 17, 2009 Introduction The SerDes unique architecture is designed specifically to address the interface requirements of low cost FPGA devices. The 5-bit LVDS parallel data interface simplifies board layout


    Original
    600Mbps LMH0340 LMH0341 AN-1988 LM0341 lm034 74LS174 example LMH00341 SDI SERIALIZER 74LS174 LMH0040 LMH0041 LMH0050 PDF

    DS32EL0124

    Abstract: SDI SERIALIZER DS32EL0421 DS32ELX0124 DS32ELX0421 AN-1979
    Text: National Semiconductor Application Note 1979 Nate Unger July 2, 2009 Introduction The Serializer and Deserializer unique architecture is designed specifically to address the interface requirements of low cost FPGA devices. The 5-bit LVDS parallel data interface


    Original
    DS32EL0421, DS32EL0124, DS32ELX0421 DS32ELX0124 DS32ELX0124) AN-1979 DS32EL0124 SDI SERIALIZER DS32EL0421 AN-1979 PDF

    EPM570 footprint

    Abstract: lm2679-adj Altera MAX V Video lm2679-adj 10A EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 Operational amplifier PIONEER
    Text: Analog Design Guide for Altera FPGAs and CLPDs Selecting the Best Power Architecture . 2 Power Requirements of Altera FPGAs & CPLDs . 3 Power Management Solutions for FPGAs & CPLDs . 4-7 High-speed Interface Solutions for


    Original
    PDF

    IHLP2525CZER2R2M01

    Abstract: AN1677 IHLP-2525CZER2R2M01 siliconix FET AUDIO AMPLIFIER 30028 IHLP2525CZER2R2 LM1771 LM3880 FPGA programmable switch capacitor IHLP4040DZER2R0M11
    Text: National Semiconductor Application Note 1677 Tim Hegarty January 14, 2008 Introduction sible. Consequently, the overall power dissipation is application dependent and conditioned by ratios of static and dynamic power loss components. Additionally, Xilinx defines


    Original
    AN-1677 IHLP2525CZER2R2M01 AN1677 IHLP-2525CZER2R2M01 siliconix FET AUDIO AMPLIFIER 30028 IHLP2525CZER2R2 LM1771 LM3880 FPGA programmable switch capacitor IHLP4040DZER2R0M11 PDF

    DS92LV18

    Abstract: DS92LV16 EP1C12 SCAN921821 AN-1376 cyclone FPGA 144 simultaneous switching output
    Text: National Semiconductor Application Note 1376 Lee Sledjeski April 2005 1.0 Introduction FPGA allows the FPGA I/O to be programmed at the minimum CMOS drive level of about 2 mA. Reducing the drive level lowers the dynamic currents within the FPGA curbing the generation of SSO noise. Noise generated in the I/Os on


    Original
    CSP-9-111C2) CSP-9-111S2) CSP-9-111S2. DS92LV18 DS92LV16 EP1C12 SCAN921821 AN-1376 cyclone FPGA 144 simultaneous switching output PDF

    ericsson BTS and antenna installation

    Abstract: HUAWEI Base Station bts huawei IEEE1588 phy ericsson bts maintenance BTS NSN Huawei LTE IP clock* huawei HUAWEi antenna ericsson bts operation and maintenance
    Text: Communications Infrastructure November 2008 Jay Canteenwala Kurt Rentel Panelists • Jay Canteenwala – Business Marketing Manager • Kurt Rentel – Director - Fort Collins Development Center • Tom Floyd – Moderator 2 Objectives • Develop an understanding of market trends in the


    Original
    PDF

    spartan camera link

    Abstract: oddr2 HD-SDI deserializer 16 bit parallel XAPP514 hd-SDI deserializer LVDS HD-SDI serializer 16 bit parallel spartan3 fpga development boards 3G-SDI design book xilinx video broadcast
    Text: White Paper: Spartan-3E & Spartan-3A FPGAs R WP324 v1.0 November 28, 2007 New High Speed Broadcast Video Connectivity Solution (3G) with Low-cost FPGAs By: Bob Feng (Xilinx) and Mark Sauerwald (National Semiconductor) Using Xilinx Spartan -3E and Spartan-3A FPGAs, a


    Original
    WP324 spartan camera link oddr2 HD-SDI deserializer 16 bit parallel XAPP514 hd-SDI deserializer LVDS HD-SDI serializer 16 bit parallel spartan3 fpga development boards 3G-SDI design book xilinx video broadcast PDF

    Altera Cyclone III

    Abstract: SDR FPGA adc types of multipliers INVESTMENT MULTIPLIER spartan 3a AT-513 giga media converter interfacing adsp with spartan-3 fpga fpga fsk fpga based Numerically Controlled Oscillator ofdm spartan 3a dsp
    Text: White Paper Architecture and Component Selection for SDR Applications Introduction In wireless communications, particularly the military space, software-defined radio SDR is the goal. The basic concept of SDR is to position the digital-to-analog separation as close as possible to the antenna. This is


    Original
    PDF

    HD-SDI deserializer 16 bit parallel

    Abstract: hd-SDI deserializer LVDS SMPTE-424M design book hd-SDI driver 424M 485G LMH0340 LMH0341 SMPTE424M
    Text: SIGNAL PATH designer Tips, tricks, and techniques from the analog signal-path experts No. 113 Feature Article . 1-5 Sync Separator.4 Crosspoint Switch .7 A 3 Gbps SDI Connectivity Solution Supporting Uncompressed 1080p60 Video


    Original
    1080p60 HD-SDI deserializer 16 bit parallel hd-SDI deserializer LVDS SMPTE-424M design book hd-SDI driver 424M 485G LMH0340 LMH0341 SMPTE424M PDF

    FPGA programmable switch capacitor

    Abstract: schematic diagram 12v ac regulator AN-1677 Virtex-5 LM1771 LM3880 Si3460DV Si3867DV SCHEMATIC DIAGRAM POWER SUPPLY 12v 5A AN1677
    Text: ANALOG edge SM Power Supply Design Techniques for FPGAs Application Note AN-1677 Tim Hegarty, Applications Engineer The Xilinx Virtex -5 and Altera Stratix III are families of advanced FPGAs based on 65-nm cores that combine various platforms and speed grades enabling a high level


    Original
    AN-1677 65-nm LM1771 LM3880 9424BDY LM1771U Si4394BDY FPGA programmable switch capacitor schematic diagram 12v ac regulator AN-1677 Virtex-5 LM3880 Si3460DV Si3867DV SCHEMATIC DIAGRAM POWER SUPPLY 12v 5A AN1677 PDF

    National Semiconductor FPGA Power Architect

    Abstract: SIGNAL PATH designer
    Text: Single-circuit Design Tools WEBENCH Designer Tools Features Support tools for creating specific, single-circuit designs. See all WEBENCH® designer tools and use the standard features to help create your next design: BOM View components from more than 110 manufacturers across more than 21,000 components


    Original
    PDF

    LIDAR radar

    Abstract: ADC digital calibration time interleaved ADC081000 ADC081500 ADC083000 ADC08500 ADC08B3000 ADC08D1000 ADC08D1020 ADC08D1500
    Text: GHz Sampling Design Challenge 1 National Semiconductor Ghz Ultra High Speed ADCs Target Applications Test & Measurement Communications Transceivers Ranging Applications Lidar/Radar Set-top box direct RF down-conversion Highest Performance Highest Dynamic Performance


    Original
    ADC083000 ADC08B3000 ADC08D1520 ADC08D1500 ADC081500 ADC08D1020 ADC08D1000 ADC081000 ADC085eans ADC08Dxxxx LIDAR radar ADC digital calibration time interleaved ADC081000 ADC081500 ADC083000 ADC08500 ADC08B3000 ADC08D1000 ADC08D1020 ADC08D1500 PDF

    ADC08D1520 verilog

    Abstract: Teledyne ssp XC4VLX15-10SF363C wv4 diode ADC081000 ADC081500 ADC08500 ADC08D1000 ADC08D1020 ADC08D1500
    Text: November, 2007 Revision 2.3 ADC08 D 500/10X0/15X0DEV Development Board Users' Guide Ultra High Speed A/D Converter with Xilinx Virtex 4 (XC4VLX15) FPGA  Copyright 2007 National Semiconductor Corporation 2 ADC08(D)XXXX-DEV BOARD USERS' GUIDE – TABLE OF CONTENTS


    Original
    ADC08 500/10X0/15X0DEV XC4VLX15) ADC08D1520 verilog Teledyne ssp XC4VLX15-10SF363C wv4 diode ADC081000 ADC081500 ADC08500 ADC08D1000 ADC08D1020 ADC08D1500 PDF

    LM3874-Adj

    Abstract: LM3671 operational amplifier discrete schematic SCANSTA111 LP2985 LM2671 lm3485 LP3874-ADJ LM3874 SPARTAN-3 XC3S400
    Text: Analog Design Guide for Xilinx FPGAs Power Expert . 2 Power Management Solution for FPGAs . 3-19 High-Speed Interface Solution for FPGAs . 20-21 JTAG for FPGAs . 22-23 High-speed ADCs for FPGAs . 24-25


    Original
    O-220 O-263 OT-23 LM3874-Adj LM3671 operational amplifier discrete schematic SCANSTA111 LP2985 LM2671 lm3485 LP3874-ADJ LM3874 SPARTAN-3 XC3S400 PDF

    12V 20A voltage regulators

    Abstract: circuit diagram for automatic voltage regulator smd voltage regulator 3.3v XAPP623 12v step-down transformer operations files LM2636 smd type voltage regulator battery Power Supply from LM2596 XAPP450 12v step-down transformer files
    Text: National Semiconductor’s Power Management Solutions for Xilinx Field Programmable Gate Arrays FPGAs Design Guide Summer 2005 Design Guide Overview Your fast, accurate guide to choosing the best National Semiconductor Power Supply Solution, including: Voltage Regulators, Voltage Supervisors,


    Original
    OT-223 OT-23 O-220 O-263 12V 20A voltage regulators circuit diagram for automatic voltage regulator smd voltage regulator 3.3v XAPP623 12v step-down transformer operations files LM2636 smd type voltage regulator battery Power Supply from LM2596 XAPP450 12v step-down transformer files PDF

    uart 16550

    Abstract: XC6SLX16CSG324 AMBA AXI4 XC6SLX16-CSG324 XC6VLX75T-FF784 uart vhdl fpga UART16550 V6 6D XC7V855T National Semiconductor PC16550D UART
    Text: LogiCORE IP AXI UART 16550 v1.01a DS748 June 22, 2011 Product Specification Introduction LogiCORE IP Facts Table The AXI Universal Asynchronous Receiver Transmitter (UART) 16550 connects to the AMBA (Advance Microcontroller Bus Architecture) AXI (Advanced


    Original
    DS748 PC16550D uart 16550 XC6SLX16CSG324 AMBA AXI4 XC6SLX16-CSG324 XC6VLX75T-FF784 uart vhdl fpga UART16550 V6 6D XC7V855T National Semiconductor PC16550D UART PDF

    BOM Tool

    Abstract: LMZ 9 CISPR22 LM22670 LM25576 LMZ10504 LMZ12003 LMZ14203 lm310x switching power supply design
    Text: WEBENCH Designer Tools All SIMPLE SWITCHER® products are fully WEBENCH-enabled for maximum ease of design. Use the WEBENCH® designer tools to customize design reports, find Gerber files and evaluation boards, and generate complete BOM lists and ordering information.


    Original
    PDF

    hd-SDI deserializer LVDS

    Abstract: 3G-SDI serializer HD-SDI deserializer 16 bit parallel 3G-SDI SDI SERIALIZER 3G sdi ARCHITECTURE LMH0341 hd video sync generator HD tri-level sync generator LLP-48
    Text: A Comprehensive High-Performance 3G-SDI Development Platform National Semiconductor and Altera create the perfect balance between high performance analog and logic-rich digital processing SDI Out SDI In External Clock In Reclocked Loop Through LMH0344 Adaptive


    Original
    LMH0344 LMH1981 LMH0341 DS90CP22 LMH1982 LMH0340 hd-SDI deserializer LVDS 3G-SDI serializer HD-SDI deserializer 16 bit parallel 3G-SDI SDI SERIALIZER 3G sdi ARCHITECTURE LMH0341 hd video sync generator HD tri-level sync generator LLP-48 PDF

    LQFP32 package

    Abstract: asics CAT5 cable ANSI/TIA/EIA-644 LQFP-32 SCAN90CP02 lqfp-32 package
    Text: BR_4010_SCAN90CPO2 2/7/05 12:46 PM Page 1 SCAN90CP02-1.5 Gbps LVDS 2x2 Crosspoint For improving and boosting FPGA LVDS signals SCAN90CP02 Buffering FGPA LVDS I/O SCAN90CP02 High-speed cable or backplane FPGA FPGA SCAN90CP02 Introduction Designing with FPGAs and ASICs


    Original
    SCAN90CPO2 SCAN90CP02-1 SCAN90CP02 SCAN90CP02 ANSI/TIA/EIA-644 LQFP32 package asics CAT5 cable ANSI/TIA/EIA-644 LQFP-32 lqfp-32 package PDF

    SCANSTA476

    Abstract: N1 ASIC SCANSTA112 SCANSTA101 SCANSTA111 STA112 CPLD STA101 SIGNAL PATH designer
    Text: SIGNAL PATH designer Tips, tricks, and techniques from the analog signal-path experts No. 117 Feature Article . 1-6 Comms Applications .2 JTAG Advanced Capabilities and System Design — By David Morrill, Principal Applications Engineer


    Original
    PDF

    LP3879

    Abstract: LLP-14 LM2633 LM2657 LM2717 LM2717-ADJ LM3370 LP3905 LP3906 1.25V Adjustable Shunt Regulator
    Text: 8015 Power Designer 115 10/30/06 12:31 PM Page 1 POWER designer Expert tips, tricks, and techniques for powerful designs No. 115 Feature Article.1-7 Digital Processor Power Management Unit.2 Implementing Single-Chip FPGA Power Solutions


    Original
    LM2717 LM2717 LP3879 LLP-14 LM2633 LM2657 LM2717-ADJ LM3370 LP3905 LP3906 1.25V Adjustable Shunt Regulator PDF

    LEADLESS LM5070

    Abstract: pin diagram for IC 4580 ADC78H90 LM2633 LM2679 spec switcher lm2679-adj LMH6714 LM2647 LM2743 LM2798
    Text: Power Management Design Guide for Altera FPGAs and CPLDs Fall 2005 Altera devices covered: Also features National’s FPGA solutions for: Stratix® II FPGA family Stratix® FPGA family Cyclone FPGA family MAX® II CPLD family • Communications interface, including LVDS


    Original
    LM5070 O-263 OT-23 LEADLESS LM5070 pin diagram for IC 4580 ADC78H90 LM2633 LM2679 spec switcher lm2679-adj LMH6714 LM2647 LM2743 LM2798 PDF

    LM2679 spec switcher

    Abstract: 67A SOT23-6 lm2679-adj lm2679-adj 10A LP3990-1.8 ADC08200 LM2679 LM5070 12v output LMH6714 pin diagram for IC 4580
    Text: Power Management Design Guide for Altera FPGAs and CPLDs Altera devices covered: Also features National’s FPGA solutions for: Stratix® II FPGA family Stratix® FPGA family Cyclone FPGA family MAX® II CPLD family • Communications interface, including LVDS


    Original
    LM5070 O263-5, O220-5 LM2679 spec switcher 67A SOT23-6 lm2679-adj lm2679-adj 10A LP3990-1.8 ADC08200 LM2679 LM5070 12v output LMH6714 pin diagram for IC 4580 PDF

    HDMI verilog code Altera

    Abstract: sdi to hdmi converter ic HDMI to SDI converter chip LMH0034MA DS92LV1021A hdmi to SDI IC SD131EVK pmbus verilog IEEE1588 3G-SDI serializer
    Text: Analog for Altera FPGAs Solutions Guide national.com/altera 2010 Vol. 1 Powering FPGAs Power Limiting Signal Conditioning Wireless Rx/Tx SerDes Ethernet Signal Path Clock and Timing Broadcast Video/SDI PLL Jitter Cleaner Wireless Rx/Tx SAS/ Video Timing SATA


    Original
    LMP7704 ADC121S101 HDMI verilog code Altera sdi to hdmi converter ic HDMI to SDI converter chip LMH0034MA DS92LV1021A hdmi to SDI IC SD131EVK pmbus verilog IEEE1588 3G-SDI serializer PDF