NKD-100-D
Abstract: No abstract text available
Text: NKD-100-D MILLIMETER-WAVE FREQUENCY DOUBLER MMIC 5GHz TO 24GHz Typical Applications • Narrow and Broadband Commercial and • Upconversion Stage used in MW Radio/Optical Designs Military Radio Designs • Linear and Saturated Radio Applications UNITS: Inches
|
Original
|
PDF
|
NKD-100-D
24GHz
NKD-100-D
24GHz.
|
nkd packaging
Abstract: No abstract text available
Text: NKD-100-D MILLIMETER-WAVE FREQUENCY DOUBLER MMIC 5GHz TO 24GHz Typical Applications • Narrow and Broadband Commercial and • Upconversion Stage used in MW Radio/Optical Designs Military Radio Designs • Linear and Saturated Radio Applications Product Description
|
Original
|
PDF
|
NKD-100-D
NKD-100-D
24GHz.
nkd packaging
|
Untitled
Abstract: No abstract text available
Text: NKD-100-D MILLIMETER-WAVE FREQUENCY DOUBLER MMIC 5GHz TO 24GHz Typical Applications • Narrow and Broadband Commercial and • Upconversion Stage used in MW Radio/Optical Designs Military Radio Designs • Linear and Saturated Radio Applications Product Description
|
Original
|
PDF
|
NKD-100-D
24GHz
NKD-100-D
24GHz.
|
Untitled
Abstract: No abstract text available
Text: LMK04820 Family Low-Noise Clock Jitter Cleaner with Dual Loop PLLs 1.0 General Description 3.0 Features The LMK04820 family is the industry's highest performance clock conditioner with JEDEC JESD204B support. The dual loop PLLatinum architecture enables sub-100 fs RMS jitter
|
Original
|
PDF
|
LMK04820
JESD204B
sub-100
|
Untitled
Abstract: No abstract text available
Text: LMK04820 Family Low-Noise Clock Jitter Cleaner with Dual Loop PLLs 1.0 General Description 3.0 Features The LMK04820 family is the industry's highest performance clock conditioner with JEDEC JESD204B support. The dual loop PLLatinum architecture enables sub-100 fs RMS jitter
|
Original
|
PDF
|
LMK04820
JESD204B
sub-100
|
Untitled
Abstract: No abstract text available
Text: LMK04820 Family Low-Noise Clock Jitter Cleaner with Dual Loop PLLs 1.0 General Description 3.0 Features The LMK04820 family is the industry's highest performance clock conditioner with JEDEC JESD204B support. The dual loop PLLatinum architecture enables sub-100 fs RMS jitter
|
Original
|
PDF
|
LMK04820
JESD204B
sub-100
|
Untitled
Abstract: No abstract text available
Text: LMK04800 www.ti.com SNAS489J – MARCH 2011 – REVISED MARCH 2013 LMK04800 Family Low-Noise Clock Jitter Cleaner with Dual Loop PLLs Check for Samples: LMK04800 1 FEATURES 123 • Ultra-Low RMS Jitter Performance – 111 fs RMS Jitter 12 kHz to 20 MHz – 123 fs RMS Jitter (100 Hz to 20 MHz)
|
Original
|
PDF
|
LMK04800
SNAS489J
LMK04800
|
LMK04800
Abstract: LMK0480X
Text: LMK04800 www.ti.com SNAS489J – MARCH 2011 – REVISED MARCH 2013 LMK04800 Family Low-Noise Clock Jitter Cleaner with Dual Loop PLLs Check for Samples: LMK04800 1 FEATURES 123 • Ultra-Low RMS Jitter Performance – 111 fs RMS Jitter 12 kHz to 20 MHz – 123 fs RMS Jitter (100 Hz to 20 MHz)
|
Original
|
PDF
|
LMK04800
SNAS489J
LMK04800
LMK0480X
|
Untitled
Abstract: No abstract text available
Text: LMK04800 www.ti.com SNAS489J – MARCH 2011 – REVISED MARCH 2013 LMK04800 Family Low-Noise Clock Jitter Cleaner with Dual Loop PLLs Check for Samples: LMK04800 1 FEATURES 123 • Ultra-Low RMS Jitter Performance – 111 fs RMS Jitter 12 kHz to 20 MHz – 123 fs RMS Jitter (100 Hz to 20 MHz)
|
Original
|
PDF
|
LMK04800
SNAS489J
LMK04800
|
Untitled
Abstract: No abstract text available
Text: LMK04800 www.ti.com SNAS489J – MARCH 2011 – REVISED MARCH 2013 LMK04800 Family Low-Noise Clock Jitter Cleaner with Dual Loop PLLs Check for Samples: LMK04800 1 FEATURES 123 • Ultra-Low RMS Jitter Performance – 111 fs RMS Jitter 12 kHz to 20 MHz – 123 fs RMS Jitter (100 Hz to 20 MHz)
|
Original
|
PDF
|
LMK04800
SNAS489J
LMK04800
|
Untitled
Abstract: No abstract text available
Text: ADC16V130 www.ti.com SNAS458E – NOVEMBER 2008 – REVISED MARCH 2013 ADC16V130 16-Bit, 130 MSPS A/D Converter With LVDS Outputs Check for Samples: ADC16V130 FEATURES APPLICATIONS • • • • 1 2 • • • • • • • • Dual Supplies: 1.8V and 3.0V Operation
|
Original
|
PDF
|
ADC16V130
SNAS458E
ADC16V130
16-Bit,
64-pin
CDMA2000,
|
LMK0480X
Abstract: lmk04800
Text: LMK04800 www.ti.com SNAS489I – MARCH 2011 – REVISED MARCH 2012 LMK04800 Family Low-Noise Clock Jitter Cleaner with Dual Loop PLLs Check for Samples: LMK04800 FEATURES 1 • Ultra-Low RMS Jitter Performance – 111 fs RMS jitter 12 kHz to 20 MHz – 123 fs RMS jitter (100 Hz to 20 MHz)
|
Original
|
PDF
|
LMK04800
SNAS489I
LMK04800
LMK0480X
|
Untitled
Abstract: No abstract text available
Text: LMK04820 Family Low-Noise Clock Jitter Cleaner with Dual Loop PLLs 1.0 General Description 3.0 Features The LMK04820 family is the industry's highest performance clock conditioner with JEDEC JESD204B support. The dual loop PLLatinum architecture enables sub-100 fs RMS jitter
|
Original
|
PDF
|
LMK04820
JESD204B
sub-100
|
Untitled
Abstract: No abstract text available
Text: ADC16V130 www.ti.com SNAS458E – NOVEMBER 2008 – REVISED MARCH 2013 ADC16V130 16-Bit, 130 MSPS A/D Converter With LVDS Outputs Check for Samples: ADC16V130 FEATURES APPLICATIONS • • • • 1 2 • • • • • • • • Dual Supplies: 1.8V and 3.0V Operation
|
Original
|
PDF
|
ADC16V130
SNAS458E
ADC16V130
16-Bit,
64-pin
|
|
Untitled
Abstract: No abstract text available
Text: ADC16V130 www.ti.com SNAS458E – NOVEMBER 2008 – REVISED MARCH 2013 ADC16V130 16-Bit, 130 MSPS A/D Converter With LVDS Outputs Check for Samples: ADC16V130 FEATURES APPLICATIONS • • • • 1 2 • • • • • • • • Dual Supplies: 1.8V and 3.0V Operation
|
Original
|
PDF
|
ADC16V130
SNAS458E
ADC16V130
16-Bit,
64-pin
CDMA2000,
|
Untitled
Abstract: No abstract text available
Text: ADC16V130 www.ti.com SNAS458E – NOVEMBER 2008 – REVISED MARCH 2013 ADC16V130 16-Bit, 130 MSPS A/D Converter With LVDS Outputs Check for Samples: ADC16V130 FEATURES APPLICATIONS • • • • 1 2 • • • • • • • • Dual Supplies: 1.8V and 3.0V Operation
|
Original
|
PDF
|
ADC16V130
SNAS458E
ADC16V130
16-Bit,
64-pin
|
Untitled
Abstract: No abstract text available
Text: Product Folder Sample & Buy Support & Community Tools & Software Technical Documents LMK04821, LMK04826, LMK04828 SNAS605AQ – MARCH 2013 – REVISED AUGUST 2014 LMK0482x Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner with Dual Loop PLLs 1 Features
|
Original
|
PDF
|
LMK04821,
LMK04826,
LMK04828
SNAS605AQ
LMK0482x
JESD204B
|
LMK0480X
Abstract: TCXO 24.576 Dual Varactor Diode with Common Cathode IC HS 8167 a 9514 SNAS489J 79212
Text: LMK04800 www.ti.com SNAS489J – MARCH 2011 – REVISED MARCH 2013 LMK04800 Family Low-Noise Clock Jitter Cleaner with Dual Loop PLLs Check for Samples: LMK04800 1 FEATURES 123 • Ultra-Low RMS Jitter Performance – 111 fs RMS Jitter 12 kHz to 20 MHz – 123 fs RMS Jitter (100 Hz to 20 MHz)
|
Original
|
PDF
|
LMK04800
SNAS489J
LMK04800
LMK0480X
TCXO 24.576
Dual Varactor Diode with Common Cathode
IC HS 8167
a 9514
SNAS489J
79212
|
Untitled
Abstract: No abstract text available
Text: LMK04826B, LMK04828B www.ti.com SNAS605 AP – MARCH 2013 – REVISED JUNE 2013 LMK0482xB Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner with Dual Loop PLLs Check for Samples: LMK04826B, LMK04828B 1 INTRODUCTION 1.1 Features 12 • JEDEC JESD204B Support
|
Original
|
PDF
|
LMK04826B,
LMK04828B
SNAS605
LMK0482xB
JESD204B
|
LMK04828BISQE
Abstract: LMK04828B
Text: LMK04826B, LMK04828B www.ti.com SNAS605 AP – MARCH 2013 – REVISED JUNE 2013 LMK0482xB Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner with Dual Loop PLLs Check for Samples: LMK04826B, LMK04828B 1 INTRODUCTION 1.1 Features 12 • JEDEC JESD204B Support
|
Original
|
PDF
|
LMK04826B,
LMK04828B
SNAS605
LMK0482xB
JESD204B
LMK04828BISQE
LMK04828B
|
Untitled
Abstract: No abstract text available
Text: LMK04826B, LMK04828B www.ti.com SNAS605 AP – MARCH 2013 – REVISED JUNE 2013 LMK0482xB Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner with Dual Loop PLLs Check for Samples: LMK04826B, LMK04828B 1 INTRODUCTION 1.1 Features 12 • JEDEC JESD204B Support
|
Original
|
PDF
|
LMK04826B,
LMK04828B
SNAS605
LMK0482xB
JESD204B
|
ms 21921-6
Abstract: No abstract text available
Text: ADC16V130 www.ti.com SNAS458D – NOVEMBER 2008 – REVISED MAY 2010 ADC16V130 16-Bit, 130 MSPS A/D Converter With LVDS Outputs Check for Samples: ADC16V130 FEATURES • 1 • • • • 2 • • • • • Dual Supplies: 1.8V and 3.0V operation On chip automatic calibration during power-up
|
Original
|
PDF
|
ADC16V130
SNAS458D
ADC16V130
16-Bit,
64-pin
CDMA2000,
ms 21921-6
|
Untitled
Abstract: No abstract text available
Text: LMK04826B, LMK04828B www.ti.com SNAS605 AP – MARCH 2013 – REVISED JUNE 2013 LMK0482xB Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner with Dual Loop PLLs Check for Samples: LMK04826B, LMK04828B 1 INTRODUCTION 1.1 Features 12 • JEDEC JESD204B Support
|
Original
|
PDF
|
LMK04826B,
LMK04828B
SNAS605
LMK0482xB
JESD204B
|
Untitled
Abstract: No abstract text available
Text: RURP840CC, RURP850CC, RURP860CC m uADDie m aO NkD UkC TiOsR S E M I C 8A, 400V - 600V Ultrafast Dual Diodes A pril 1995 Features Package • Ultrafast with Soft Recovery JEDEC TO-22ÛAB <60ns • Operating Tem p eratu
|
OCR Scan
|
PDF
|
RURP840CC,
RURP850CC,
RURP860CC
200/ty
00A/p®
1750C
|