8b/10b encoder
Abstract: serdes 8b 10b PM5310 PM5372 PM7390 STS-192 STS-48 Optical Receiver LVDS
Text: PMC-Sierra,Inc. PM5372 TSE Preliminary 40 Gbit/s Transport Switching Element FEATURES • Implements a Time-Space-Time fabric with STS-1/AU-3 granularity. • Provides 64 ingress STS-12 equivalent ports for a total of 64*12 = 768 STS-1 flows. • Supports non-blocking permutation
|
Original
|
PDF
|
PM5372
STS-12
STS-48
STS-192
STS12
8B/10B
PM5315
8b/10b encoder
serdes 8b 10b
PM5310
PM5372
PM7390
STS-192
Optical Receiver LVDS
|
PM5310
Abstract: PM5372 PM7390 STS-192 STS-48
Text: PMC-Sierra,Inc. PM5372 TSE Preliminary 40 Gbit/s Transport Switching Element FEATURES • Implements a Time-Space-Time fabric with STS-1/AU-3 granularity. • Provides 64 ingress STS-12 equivalent ports for a total of 64*12 = 768 STS-1 flows. • Supports non-blocking permutation
|
Original
|
PDF
|
PM5372
STS-12
STS-48
STS-192
STS12
8B/10B
4x777
PM7390
PM5310
PM5372
PM7390
STS-192
|
Untitled
Abstract: No abstract text available
Text: PM5337 ADM 622 Preliminary 56 1: 02 :3 LOW / HIGH ORDER CROSSCONNECT r, 20 04 • Integrated 2.5Gbit/s non-blocking memory based cross-connect supporting anycast traffic • Support switching at STS/AU/VT/TU level and all legal concatenations • Integrated MAPS processing for
|
Original
|
PDF
|
PM5337
28xT1
21xE1
PMC-2030421
|
Untitled
Abstract: No abstract text available
Text: TM VTXP-24 Device 1.25 Gbps Virtual Tributary Processor with Integrated Scalable VT/STS & VC/AU3 Switch TXC-06970 PRODUCT INFORMATION FEATURES • Line or Client interfaces - Dual CML 2.488 Gbit/s TFI-5 compliant shared with terminal and interconnect interfaces
|
Original
|
PDF
|
VTXP-24
TXC-06970
TXC-06970-MC,
OC-12
|
SPRU007
Abstract: BIOS example delay source code BIOS example source code cdb 442 Device Name 23 330 mbx 202 C5000 SPRU103 TMS320 TMS320C5000
Text: TMS320C5000 DSP/BIOS Application Programming Interface API Reference Guide Literature Number: SPRU404F May 2003 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services
|
Original
|
PDF
|
TMS320C5000
SPRU404F
u16tou32/u32tou16
u32tou8/u8tou32
u8toi16/i16tou8
Index-10
SPRU007
BIOS example delay source code
BIOS example source code
cdb 442
Device Name 23 330
mbx 202
C5000
SPRU103
TMS320
|
tlu 011
Abstract: CP12 CP14 CP15 CRC-32 32 bit SECDED* encoder adds 5 bit ecc optical fiber free book smart card K001 "routing tables"
Text: Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. C-5 Network Processor Architecture Guide C-5 NP D0 Release For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. C-Port Corporation
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: XRT86SH328 PRELIMINARY SONET TO 28-T1/21-E1 PDH MAPPER - VOYAGER PIN AND ARCHITECTURE DESC NOVEMBER 2007 REV. P1.0.2 GENERAL DESCRIPTION The XRT86SH328 Voyager is a physical layer SONET/SDH to PDH mapper/demapper which enables T1/E1 aggregation to STS-3/STM-1 or STS1/
|
Original
|
PDF
|
XRT86SH328
28-T1/21-E1
VC-11/VC-12
|
traffic light using 68K
Abstract: MCP860 AU-AIS alarm
Text: XRT86SH328 PRELIMINARY SONET TO 28-T1/21-E1 PDH MAPPER - VOYAGER PIN AND ARCHITECTURE DESC SEPTEMBER 2007 REV. P1.0.0 GENERAL DESCRIPTION The XRT86SH328 Voyager is a physical layer SONET/SDH to PDH mapper/demapper which enables T1/E1 aggregation to STS-3/STM-1 or STS1/
|
Original
|
PDF
|
XRT86SH328
28-T1/21-E1
VC-11/VC-12
traffic light using 68K
MCP860
AU-AIS alarm
|
G706
Abstract: truth table varification
Text: XRT86SH328 PRELIMINARY SONET TO 28-T1/21-E1 PDH MAPPER - VOYAGER PIN AND ARCHITECTURE DESC SEPTEMBER 2007 REV. P1.0.1 GENERAL DESCRIPTION The XRT86SH328 Voyager is a physical layer SONET/SDH to PDH mapper/demapper which enables T1/E1 aggregation to STS-3/STM-1 or STS1/
|
Original
|
PDF
|
XRT86SH328
28-T1/21-E1
VC-11/VC-12
G706
truth table varification
|
XRT91L31
Abstract: No abstract text available
Text: XRT86SH328 SONET TO 28-T1/21-E1 PDH MAPPER - VOYAGER PIN AND ARCHITECTURE DESC JUNE 2010 REV. 2.0.0 GENERAL DESCRIPTION The XRT86SH328 Voyager is a physical layer SONET/SDH to PDH mapper/demapper which enables T1/E1 aggregation to STS-3/STM-1 or STS1/ STM0 via standard VT1.5/VT2 or VC-11/VC-12 to
|
Original
|
PDF
|
XRT86SH328
28-T1/21-E1
VC-11/VC-12
XRT91L31
|
user manual of XRT91L31
Abstract: No abstract text available
Text: XRT86SH328 SONET TO 28-T1/21-E1 PDH MAPPER - VOYAGER PIN AND ARCHITECTURE DESC MAY 2008 REV. 1.0.0 GENERAL DESCRIPTION The XRT86SH328 Voyager is a physical layer SONET/SDH to PDH mapper/demapper which enables T1/E1 aggregation to STS-3/STM-1 or STS1/ STM0 via standard VT1.5/VT2 or VC-11/VC-12 to
|
Original
|
PDF
|
XRT86SH328
28-T1/21-E1
VC-11/VC-12
user manual of XRT91L31
|
T85 Slide Switch
Abstract: HP SLM MCP860 vt6 transistor 49Mhz power amplifier AU-AIS i860 64-Bit Microprocessor Performance Brief LTE DL Channel Encoder transformer e19 working of 5 pin relay t73
Text: XRT86SH328 SONET TO 28-T1/21-E1 PDH MAPPER - VOYAGER PIN AND ARCHITECTURE DESC AUGUST 2008 REV. 1.0.1 GENERAL DESCRIPTION The XRT86SH328 Voyager is a physical layer SONET/SDH to PDH mapper/demapper which enables T1/E1 aggregation to STS-3/STM-1 or STS1/
|
Original
|
PDF
|
XRT86SH328
28-T1/21-E1
VC-11/VC-12
T85 Slide Switch
HP SLM
MCP860
vt6 transistor
49Mhz power amplifier
AU-AIS
i860 64-Bit Microprocessor Performance Brief
LTE DL Channel Encoder
transformer e19
working of 5 pin relay t73
|
tlu 011
Abstract: CP12 CP14 CP15 CRC-32 4000 SERIES MOTOROLA land dpu 230 RX10B
Text: Architecture Guide C-5e/C-3e NETWORK PROCESSOR SILICON REVISION B0 C5EC3EARCH-RM Rev 04 PRODUCTION Architecture Guide C-5e/C-3e Network Processor Silicon Revision B0 C5EC3EARCH-RM Rev 04 Copyright 2004 Motorola, Inc. All rights reserved. No part of this documentation may
|
Original
|
PDF
|
|
SPRH097
Abstract: C5000 C6000 SPRU103 TMS320 TMS320C5000 SPRU103E sem 2106 manual sem 2106 schematic code composer studio 3.3 programs
Text: TMS320C5000 DSP/BIOS Application Programming Interface API Reference Guide Literature Number: SPRU404D November 2001 Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections,
|
Original
|
PDF
|
TMS320C5000
SPRU404D
u16tou32/u32tou16
u32tou8/u8tou32
u8toi16/i16tou8
SPRH097
C5000
C6000
SPRU103
TMS320
SPRU103E
sem 2106 manual
sem 2106 schematic
code composer studio 3.3 programs
|
|
|
MT28F128J3
Abstract: MT28F320J3 MT28F640J3 64-BALL
Text: 128Mb, 64Mb, 32Mb Q-FLASH MEMORY MT28F128J3, MT28F640J3, MT28F320J3 Q-FLASH MEMORY Features Figure 1: 56-Pin TSOP Type I Memory Organization • x8/x16 • One hundred twenty-eight 128KB erase blocks 128Mb • Sixty-four 128KB erase blocks (64Mb) • Thirty-two 128KB erase blocks (32Mb)
|
Original
|
PDF
|
128Mb,
MT28F128J3,
MT28F640J3,
MT28F320J3
56-Pin
x8/x16
128KB
128Mb)
MT28F128J3
MT28F320J3
MT28F640J3
64-BALL
|
sem 2106 manual
Abstract: free sem 2106 28 DSP/BIOS mbx 202 mbx 202 schematic dpi 282 BIOS example source code SPRU625A Device Name 23 330 C2000
Text: TMS320C28x DSP/BIOS Application Programming Interface API Reference Guide Literature Number: SPRU625A April 2003 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services
|
Original
|
PDF
|
TMS320C28x
SPRU625A
u16tou32/u32tou16
u32tou8/u8tou32
u8toi16/i16tou8
sem 2106 manual
free sem 2106
28 DSP/BIOS
mbx 202
mbx 202 schematic
dpi 282
BIOS example source code
SPRU625A
Device Name 23 330
C2000
|
M904
Abstract: No abstract text available
Text: 256Mb, 128Mb, 64Mb, 32Mb Q-FLASH MEMORY MT28F256J3‡, MT28F128J3, MT28F640J3, MT28F320J3 Q-FLASH MEMORY Features Figure 1: 56-Pin TSOP Type I Memory Organization • x8/x16 • Two hundred fifty-six 128KB erase blocks 256Mb • One hundred twenty-eight 128KB erase blocks
|
Original
|
PDF
|
256Mb,
128Mb,
x8/x16
128KB
256Mb)
128Mb)
120ns/25ns
M904
|
Untitled
Abstract: No abstract text available
Text: 256Mb, 128Mb, 64Mb, 32Mb Q-FLASH MEMORY MT28F256J3‡, MT28F128J3, MT28F640J3, MT28F320J3 Q-FLASH MEMORY Features Figure 1: 56-Pin TSOP Type I Memory Organization • x8/x16 • Two hundred fifty-six 128KB erase blocks 256Mb • One hundred twenty-eight 128KB erase blocks
|
Original
|
PDF
|
256Mb,
128Mb,
MT28F256J3â
MT28F128J3,
MT28F640J3,
MT28F320J3
56-Pin
x8/x16
128KB
256Mb)
|
12 pin 7 segment display layout -LD-5461BS
Abstract: sample code read and write flash memory 4 digit 7 segment display pin configuration 4 digit 7 segment display 18 pin configuration dual digit 7 segment display 18 pin 2 digit 7 segment display 8 pin configuration 2 digit 7 segment display pin configuration dual 7 segment display pin configuration block diagram of diode operation Micron data sheet Q-Flash
Text: 256Mb, 128Mb, 64Mb, 32Mb Q-FLASH MEMORY MT28F256J3‡, MT28F128J3, MT28F640J3, MT28F320J3 Q-FLASH MEMORY Features Figure 1: 56-Pin TSOP Type I Memory Organization • x8/x16 • Two hundred fifty-six 128KB erase blocks 256Mb • One hundred twenty-eight 128KB erase blocks
|
Original
|
PDF
|
256Mb,
128Mb,
MT28F256J3,
MT28F128J3,
MT28F640J3,
MT28F320J3
56-Pin
x8/x16
128KB
256Mb)
12 pin 7 segment display layout -LD-5461BS
sample code read and write flash memory
4 digit 7 segment display pin configuration
4 digit 7 segment display 18 pin configuration
dual digit 7 segment display 18 pin
2 digit 7 segment display 8 pin configuration
2 digit 7 segment display pin configuration
dual 7 segment display pin configuration
block diagram of diode operation
Micron data sheet Q-Flash
|
VT138
Abstract: ASA17
Text: XRT86SH221 PRELIMINARY SDH-TO-PDH FRAMER/MAPPER WITH INTEGRATED 21-CHANNEL E1 SH SEPTEMBER 2006 REV. P1.0.1 GENERAL DESCRIPTION The XRT86SH221 Voyager-Lite is a physical layer SDH to PDH mapper/demapper which enables E1 aggregation to STM-1 via standard VC-12 to AU-3
|
Original
|
PDF
|
XRT86SH221
21-CHANNEL
VC-12
VT138
ASA17
|
Untitled
Abstract: No abstract text available
Text: ATtiny87/ATtiny167 8-bit AVR Microcontroller with 8K/16K Bytes In-System Programmable Flash and LIN Controller DATASHEET Features ● High performance, low power Atmel AVR 8-bit microcontroller ● Advanced RISC architecture ● 123 powerful instructions – most single clock cycle execution
|
Original
|
PDF
|
ATtiny87/ATtiny167
8K/16K
8K/16Kbyte
|
EM6819
Abstract: EM MICROELECTRONIC-MARIN EM6819 CR816L PB-DIN2 CoolRISC 816L PA6.6 em6819 nvm write
Text: R EM MICROELECTRONIC - MARIN SA EM6819 Sub-1V 8bit Flash MCU DC-DC Converter, E2PROM Architecture Description The EM6819 is designed to be battery operated for extended lifetime applications. Its large voltage range from 3.6V down to 0.9V makes it a perfect match for today’s
|
Original
|
PDF
|
EM6819
EM6819
15MHz.
15MHz
EM MICROELECTRONIC-MARIN EM6819
CR816L
PB-DIN2
CoolRISC 816L
PA6.6
em6819 nvm write
|
VSS011
Abstract: TA-NWT-000253 r7t marking code 000241 16T MARKING PM5361 PM5371 TU12 10D41
Text: PMC S TANDARD PRODUCT PMC-Sierra, Inc. PM5371 TUDX SONET/SDH TRIBUTARY UNIT CROSS CONNECT FEA TU R ES • A single stage, non-blocking array of time switches for cross-connecting SONET virtual tributaries VTs or SDH tributary units (TUs). • Provides non-blocking switching between two STS-3 (STM-1) byte serial input
|
OCR Scan
|
PDF
|
PM5371
920525S4
920103S10
VSS011
TA-NWT-000253
r7t marking code
000241
16T MARKING
PM5361
TU12
10D41
|
Untitled
Abstract: No abstract text available
Text: PMC-Sierra, Inc. S TANDARD PRODUCT PM5371 TUDX SONET/SDH TRIBUTARY UNIT CROSS CONNECT FEA TU R ES • A single stage, non-blocking array of time switches for cross-connecting SONET virtual tributaries VTs or SDH tributary units (TUs). • Provides non-blocking switching between two STS-3 (STM-1) byte serial input
|
OCR Scan
|
PDF
|
PM5371
920525S4
920103S10
0002SZ7
|
