MT90710
Abstract: MT90710AP ST07
Text: CMOS MT90710 High-Speed Isochronous Multiplexer Preliminary Information Features Description The High-Speed Isochronous Multiplexer integrated circuit multiplexes up to eight Serial Telecom ST-BUS links onto a single 20 MHz loop to facilitate point-to-point data transport requirements. The
|
Original
|
MT90710
MT90710
MT90710AP
ST07
|
PDF
|
sti5
Abstract: nrzi 4b/5b circuit diagram MT90710 MT90710AP ST07 STO512
Text: CMOS MT90710 High-Speed Isochronous Multiplexer Preliminary Information Features ISSUE 1 • Multiplexes eight 2.048 Mbit/s, ST-BUS links onto one serial high-speed 20.48 Mbit/s link • 15.808 Mbit/s clear bandwidth transport • Two 8 kbit/s and one 32 kbit/s oversampled
|
Original
|
MT90710
MT90710AP
sti5
nrzi 4b/5b circuit diagram
MT90710
MT90710AP
ST07
STO512
|
PDF
|
FM96-0889C
Abstract: NEC 208pin automotive
Text: µ P D 9 8 4 0 8 AT M P H Y S I C A L I N T E R FA C E The µPD98408 incorporates six 25.6 Mbps ATM physical interface circuits ports into a single chip, implementing complete physical layer functionality for transmission convergence (TC) and physical media dependent (PMD) sublayer functions. Each port has an encoder/decoder, scrambler/descrambler, line equalizer, and clock recovery circuit for totally independent channel operation. This device
|
Original
|
PD98408
S11641EU2V0PB00
FM96-0889C
NEC 208pin automotive
|
PDF
|
TXC25
Abstract: QS6612 MLT 22 615 QS6611 RJ45-8 ADAPTIVE EQUALIZER DE-SCRAMBLE
Text: QS6612 PRELIMINARY 10BaseT/100BaseTX Ethernet MII Transceiver for Category 5 Twisted Pair Cable Q QUALITY SEMICONDUCTOR, INC. QS6612 PRELIMINARY FEATURES/BENEFITS DESCRIPTION • Single chip 5V 10BaseT/100BaseTX transceiver with MII interface and Auto-Negotiation
|
Original
|
QS6612
10BaseT/100BaseTX
QS6612
10BaseT/100BaseTX
10BaseT
100BaseTX
25MHz
MDSN-00002-01
TXC25
MLT 22 615
QS6611
RJ45-8
ADAPTIVE EQUALIZER DE-SCRAMBLE
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS MT90710 High-Speed Isochronous Multiplexer Preliminary Information Features Description The High-Speed Isochronous Multiplexer integrated circuit multiplexes up to eight Serial Telecom ST-BUS links onto a single 20 MHz loop to facilitate point-to-point data transport requirements. The
|
Original
|
MT90710
MT90710
|
PDF
|
MT90710
Abstract: MT90710AP ST07
Text: CMOS MT90710 High-Speed Isochronous Multiplexer Preliminary Information Features Description The High-Speed Isochronous Multiplexer integrated circuit multiplexes up to eight Serial Telecom ST-BUS links onto a single 20 MHz loop to facilitate point-to-point data transport requirements. The
|
Original
|
MT90710
MT90710
MT90710AP
ST07
|
PDF
|
parallel scrambler PCI
Abstract: nrzi to nrz circuit diagram eeprom 93c46 ipc 5b 93C46 nrzi IPTV STB IPTV with power management nrzi 4b/5b circuit diagram nrzi 4b/5b encoding circuit diagram
Text: DM9102HEP Product Brief Single Chip Fast Ethernet NIC Controller Oct. 2007 Rev.1.0 The DM9102H is a fully integrated and cost effective single chip Fast Ethernet NIC controller. It is designed with low power and high performance process. It is a 1.8V/3.3V device with 5V tolerance.
|
Original
|
DM9102HEP
DM9102H
10Base-T
100Base-TX.
100Mbps
DM9102HEP
parallel scrambler PCI
nrzi to nrz circuit diagram
eeprom 93c46
ipc 5b
93C46
nrzi
IPTV STB
IPTV with power management
nrzi 4b/5b circuit diagram
nrzi 4b/5b encoding circuit diagram
|
PDF
|
nrzi 4b/5b circuit diagram
Abstract: MT90710 MT90710AP ST07 zarlink IO1 fiber to rs232 CIRCUIT DIAGRAM sti5
Text: Obsolescence Notice This product is obsolete. This information is available for your convenience only. For more information on Zarlink’s obsolete products and replacement product lists, please visit http://products.zarlink.com/obsolete_products/ CMOS MT90710
|
Original
|
MT90710
MT90710
nrzi 4b/5b circuit diagram
MT90710AP
ST07
zarlink IO1
fiber to rs232 CIRCUIT DIAGRAM
sti5
|
PDF
|
nrzi 4b/5b circuit diagram
Abstract: nrzi 4b/5b encoding circuit diagram MT90710 MT90710AP ST07
Text: CMOS MT90710 High-Speed Isochronous Multiplexer Preliminary Information Features Description The High-Speed Isochronous Multiplexer integrated circuit multiplexes up to eight Serial Telecom ST-BUS links onto a single 20 MHz loop to facilitate point-to-point data transport requirements. The
|
Original
|
MT90710
MT90710
nrzi 4b/5b circuit diagram
nrzi 4b/5b encoding circuit diagram
MT90710AP
ST07
|
PDF
|
lan rj45 color code diagram
Abstract: 33079 line code MLT synchronization ADSP-BF537 EE-214 EE-269 10Base-FP RJ45 jack detail drawing halo ethernet magnetics 32-Bit sipo Shift Register
Text: Engineer-to-Engineer Note a EE-269 Technical notes on using Analog Devices DSPs, processors and development tools Contact our technical support at processor.support@analog.com and dsptools.support@analog.com Or visit our on-line resources http://www.analog.com/ee-notes and http://www.analog.com/processors
|
Original
|
EE-269
EE-269)
lan rj45 color code diagram
33079
line code MLT synchronization
ADSP-BF537
EE-214
EE-269
10Base-FP
RJ45 jack detail drawing
halo ethernet magnetics
32-Bit sipo Shift Register
|
PDF
|
Myson MTD972
Abstract: 10BASET 20MHZ MTD972 1b.9 MYSON TECHNOLOGY
Text: MTD972 Preliminary MYSON TECHNOLOGY 100BaseTX PCS/PMA FEATURES • · · · · · · · · · · IEEE 802.3 10BaseT and 802.3u 100BaseTx compliant. MII interface with serial management. Auto negotiation compatible with next page capability. 100BaseTx PCS/PMA function with on-chip clock generation and recovery.
|
Original
|
MTD972
100BaseTX
10BaseT
100Mbs
10Mbps
Myson MTD972
20MHZ
MTD972
1b.9
MYSON TECHNOLOGY
|
PDF
|
radiation tolerant ethernet phy
Abstract: MAC layer sequence number
Text: Network-99-D001 Feb 1999 DATASHEET for KS8910 100/10 Mbit/s Ethernet Transceiver Short Form Preliminary Specification Version 1.3 1 SYSTEM LSI NETWORK GROUP KS8910 100/10 Mbit/s ETHERNET TRANSCEIVER Data Sheet OVERVIEW The KS8910 10Base-T/100Base-TX Ethernet transceiver is fully compliant with the IEEE 802.3u specification,
|
Original
|
Network-99-D001
KS8910
KS8910
10Base-T/100Base-TX
100Mbit/s
10Mbit/s
IEEE802
10Base-T
Net-99-D001
radiation tolerant ethernet phy
MAC layer sequence number
|
PDF
|
waveshaper
Abstract: No abstract text available
Text: STE100P 10/100 FAST ETHERNET 3.3V TRANSCEIVER PRODUCT PREVIEW 1.0 DESCRIPTION The STE100P, also referred to as STEPHY1, is a high performance Fast Ethernet physical layer interface for 10BASE-T and 100BASE-TX applications. It was designed with advanced CMOS technology to
|
Original
|
STE100P
STE100P,
10BASE-T
100BASE-TX
100BASETX
IEEE802
waveshaper
|
PDF
|
Diode T2D od
Abstract: Code A08 RF Semiconductor differential manchester encoder STE100P HD -1553 CMOS manchester encoder-decoder stmicroelectronics "serial eeprom" TQFP64 nrz to nrzi decoder
Text: STE100P 10/100 FAST ETHERNET 3.3V TRANSCEIVER 1.0 DESCRIPTION The STE100P, also referred to as STEPHY1, is a high performance Fast Ethernet physical layer interface for 10BASE-T and 100BASE-TX applications. It was designed with advanced CMOS technology to
|
Original
|
STE100P
STE100P,
10BASE-T
100BASE-TX
100BASETX
IEEE802
TQFP64
Diode T2D od
Code A08 RF Semiconductor
differential manchester encoder
STE100P
HD -1553 CMOS manchester encoder-decoder
stmicroelectronics "serial eeprom"
TQFP64
nrz to nrzi decoder
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: CM OS MT90710 High-Speed Isochronous Multiplexer MITEL Preliminary Information Features • January 1995 Multiplexes eight 2.048 Mbit/s, ST-BUS links onto one serial high-speed 20.48 Mbit/s link Ordering Information MT90710AP 15.808 Mbit/s clear bandwidth transport
|
OCR Scan
|
MT90710
MT90710AP
MT90710
|
PDF
|
Untitled
Abstract: No abstract text available
Text: H ot Rod T riQ u in t SEMICONDUCTOR High-Speed Serial Link G eneral Description Features The Hot Rod transmitter and receiver pair from TriQuint is a 200 Mbit/sec to 800 Mbit/sec point-to-point data communications chipset. It is ideal for use in high-performance systems where data
|
OCR Scan
|
40-bit
982-C
|
PDF
|
LQFP10x10x
Abstract: No abstract text available
Text: QS6612 Preliminary Data Sheet Rev. 2.4 Q 1.0 QS6612 lO/lOOBaseTX M il Transceiver for Category 5 Twisted Pair Cable QS6612 DISTINCTIVE FEATURES • Single chip lOBaseT and 100BaseTX 10/100 transceiver with M il interface and Auto-Negotiation • Built-in transmit waveshaping, receive filters, and
|
OCR Scan
|
QS6612
QS6612
64-pin
10X10X
100BaseTX
LQFP10x10x
|
PDF
|
Untitled
Abstract: No abstract text available
Text: QS6612 Preliminary Data Sheet Rev. 2.4 QS6612 lO/lOOBaseTX M il Transceiver for Category 5 Twisted Pair Cable Ô 1.0 QS6612 DISTINCTIVE FEATURES IEEE 802.3u compliant M il and Serial Management standard interface IEEE 802.3u compliant Auto-Negotiation for auto
|
OCR Scan
|
QS6612
QS6612
64-pin
74bbflD3
DD3b73
|
PDF
|
GA22V10
Abstract: ga22vp10-7 gazelle
Text: lTM HOT ROD ;y MD im High-Speed S erial Link G allium A rsenide g azelle G eneral D escription Features The HOT ROD transmitter and receiver pair from Gazelle is a 100 Mbit/sec to 1 Gbit/sec point-to-point data communications chipset. It is ideal for use in high-performance systems where data
|
OCR Scan
|
40-bit
50-baud
GA22V10
ga22vp10-7 gazelle
|
PDF
|
Untitled
Abstract: No abstract text available
Text: QUALrrY Semiconductor, Inc. 10BaseT/100BaseTX Ethernet Mil Transceiver for Cateqorv 5 _ • . . n ■ i . i Twisted Pair Cable QS6612 p r e l im in a r y FEATURES/BENEFITS DESCRIPTION • Single chip 5V 10BaseT/1 OOBaseTX transceiver with Mil interface and Auto-Negotiation
|
OCR Scan
|
10BaseT/100BaseTX
QS6612
10BaseT/1
10BaseT
100BaseTX
25MHz
MDSN-00002-01
|
PDF
|
PS8173
Abstract: ps817
Text: ffr PER ICOM 111111111II11111111111111 i I 4 Port 100Mbps Etherru t Physical Layer Transceive r Product Features: Product Description: Integrates four 1OOBase-X Physical Layer Ports on a
|
OCR Scan
|
111111111II11111111111111
1111111111111II111111111111II111111111111
100Mbps
400mV)
PS8173
03/11/B8
PS8173
ps817
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ù P E R ICOM PI2C6050 l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l l 1111111ii 111111ii 1111111ii 111111i i 111111ii 1111111ii 111111ii 111111ii 11 4 Port 100Mbps Ethernet
|
OCR Scan
|
CA95131
PS8174
|
PDF
|
a9011
Abstract: A9012 11ga9 ga9011
Text: T R DATA / 0 U I N T S E M I C O N D U C T O R , I N C C 0 M M U N ! C A 1 ¡0 N S G A 9 0 1 1/G A 9 0 1 2 STROBE STROBE COAXIAL CABLE OR HOST 40 BITS DATA IN HOT ROD TX GA9011 FIBER-OPTIC CABLE USER OR LED PHOTO DETECTOR DESTI NATION HOT ROD RX GA9012 —N
|
OCR Scan
|
GA9011
GA9012
40-bit-wide
GA9011/GA9012
A9011/GA9012
68-Pin
9011-Hot
9012-Hot
a9011
A9012
11ga9
|
PDF
|
GA9012
Abstract: GA22V10
Text: GA9011/GA9012 Hoi Rod Update The following changes have been made to the Hot Rod data sheet, dated July, 1991: Figure I.Chip Set Data Flow Communications Protocol Unidirectional Link HOT ROD TRANSMITTER 40 • The maximum transmit strobe interval requirement for guaranteed data integrity
|
OCR Scan
|
GA9011/GA9012
GA9011,
GA9012
28-Pin
GA9101,
GA9102
GA9102
68-Pin
GA9012
GA22V10
|
PDF
|