ACTEL CROSS REFERENCE
Abstract: XC95144 equivalent SX32a OR2C04A epm7064s cross reference epf10k200s Actel A40MX04 2032VE
Text: Actel Cross Reference Guide Competitor Device Max I/Os Actel Solution Max I/Os Actel Solution Competitor Device XC4000V - 2.5V XC4000E - 5.0V XC4003E Competitor Device 80 Max I/Os Actel Solution Competitor Competitor Device Device Voltage Max Max Flip-flops
|
Original
|
PDF
|
A500K180
A500K270
XC4000E
XC4003E
XC4005E
XC4006E
XC4008E
XC4010E
XC4013E
XC4020E
ACTEL CROSS REFERENCE
XC95144 equivalent
SX32a
OR2C04A
epm7064s cross reference
epf10k200s
Actel A40MX04
2032VE
|
bird bell mini project
Abstract: C3052F bird bell project dragon graphics chip set
Text: OS-9 Operating System User’s Guide OS-9 Operating System User’s Guide Copyright 1983 by Dragon Data Ltd., and Microware Systems Corporation. All Rights Reserved. Reproduced under license from Microware Systems Corporation. Table of Contents Welcome to OS-9! . i
|
Original
|
PDF
|
|
Western Digital floppy disk
Abstract: motorola 6809 8 bit Instruction set motorola 6809 micro 6809 6809 assembly language programming assembly language programming 88103F icreate ACIA 6850 fd1771
Text: OS-9 Operating System System Programmer’s Manual OS-9 Operating System: System Programmer’s Manual Copyright 1980, 1982 by Microware Systems Corporation All rights reserved. This manual, the OS-9 Program, and any information contained herein is the copyrighted property of Microware
|
Original
|
PDF
|
|
OS160GD
Abstract: 1SCA108817R1001 OS400D03P OS800D 1SCA108828R1001 OS16FD 1SCA0228 OS32GD12P OSM32GD OS40FD
Text: Switch fuses OS 16.1250, OSM 32.1250 Contents 4 Product overview 6 Features 8 Technical data 16 16 25 Ordering information, manual operation Front operated switch fuses OS Side operated switch fuses OS 31 31 Ordering information, motorized operation Motorized switch fuses OSM
|
Original
|
PDF
|
1SCA022071R3010
1SCA022644R6700
1SCA022071R3270
1SCA022158R7750
YASDA35
1SCA104400R1001
FI-65101
1SCC311013C0201
OS160GD
1SCA108817R1001
OS400D03P
OS800D
1SCA108828R1001
OS16FD
1SCA0228
OS32GD12P
OSM32GD
OS40FD
|
samsung R540 service
Abstract: AR2413 10029a 2402-001144 LTM170EX R40PLUS BA99-10026A HP100-C30N-N15 M170EU01 C547 smd
Text: 10. Electrical Part List Main System Parts Code Location XP_HOME,W/O_BA G 6801-001239 WARRANTY 6801-001535 E-BOOK COUPON BA46-05935A S/W Media BA46-05530A OS CD BA68-03737A OS Manual BA81-00991A MOUSE PAD Part Name BA44-00215A Lishin-90W ASSY ACCESSORYXP_HOME
|
Original
|
PDF
|
BA99-10026A
ADA10
SE-1013)
SE-1007)
BA81-03413A
samsung R540 service
AR2413
10029a
2402-001144
LTM170EX
R40PLUS
HP100-C30N-N15
M170EU01
C547 smd
|
0d13
Abstract: No abstract text available
Text: MACH 5 CPLD Family Fifth Generation MACH Architecture FEATURES ◆ High logic densities and I/Os for increased logic integration ◆ ◆ ◆ ◆ ◆ — 128 to 512 macrocell densities — 68 to 256 I/Os Wide selection of density and I/O combinations to support most application needs
|
Original
|
PDF
|
M5LV-320/120
M5LV-320/160
M5LV-320/184
M5LV-320/192
M5LV-384/120
M5LV-384/160
M5LV-384/184
M5LV-384/192
M5LV-512/120
M5LV-512/160
0d13
|
M5-2562
Abstract: 7b12 DIODES MARKING M5 3B14 making 5A6 transistor 7B12 0d12 marking 1d4
Text: MACH 5 CPLD Family Fifth Generation MACH Architecture FEATURES ◆ High logic densities and I/Os for increased logic integration ◆ ◆ ◆ ◆ ◆ ◆ ◆ — 128 to 512 macrocell densities — 68 to 256 I/Os Wide selection of density and I/O combinations to support most application needs
|
Original
|
PDF
|
M5LV-512/256-7AC-10AI.
M5LV-512/192
M5LV-512/184
M5LV-512/256
M5-2562
7b12
DIODES MARKING M5
3B14
making 5A6
transistor 7B12
0d12
marking 1d4
|
mac 7a8
Abstract: M5A3-384
Text: MACH 5 CPLD Family I MAC ncludes H Adva 5 nce A Famil Info y rma tion Fifth Generation MACH Architecture FEATURES ◆ High logic densities and I/Os for increased logic integration ◆ ◆ ◆ ◆ ◆ ◆ ◆ — 128 to 512 macrocell densities — 68 to 256 I/Os
|
Original
|
PDF
|
forA3-384/160
M5LV-384/184
M5LV-384/192
M5A3-384/192
M5LV-512/120
M5A3-512/120
M5LV-512/160
M5A3-512/160
M5LV-512/184
M5LV-512/192
mac 7a8
M5A3-384
|
AX1000
Abstract: No abstract text available
Text: Advanced v1.3 Axcelerator Family FPGAs Leading-Edge Performance • • • • – Voltage-Referenced I/O Standards: GTL+, HSTL Class 1, SSTL2 Class 1 and 2, SSTL3 Class 1 and 2 – Registered I/Os with 64-bit Deep FIFO on Each Pin "PerPin FIFO" – Hot-Swap Compliant I/Os (Except PCI)
|
Original
|
PDF
|
64-bit
608-bit
14tains
AX1000
|
AK 1022
Abstract: AF2.5 din 74 FIFO64K36 V123A AX1000
Text: Advanced v1.2 Axcelerator Family FPGAs Leading-Edge Performance • • • • – Voltage-Referenced I/O Standards: GTL+, HSTL Class 1, SSTL2 Class 1 and 2, SSTL3 Class 1 and 2 – Registered I/Os with 64-bit Deep FIFO on Each Pin "PerPin FIFO" – Hot-Swap Compliant I/Os (Except PCI)
|
Original
|
PDF
|
700Mb/s
339kbits
AK 1022
AF2.5 din 74
FIFO64K36
V123A
AX1000
|
v1493a
Abstract: AK 1022
Text: Advanced v1.4 Axcelerator Family FPGAs Leading-Edge Performance • • • • – Voltage-Referenced I/O Standards: GTL+, HSTL Class 1, SSTL2 Class 1 and 2, SSTL3 Class 1 and 2 – Registered I/Os with 64-bit Deep FIFO on Each Pin "PerPin FIFO" – Hot-Swap Compliant I/Os (Except PCI)
|
Original
|
PDF
|
700Mb/s
339kbits
v1493a
AK 1022
|
DP U1
Abstract: IO317 AX1000
Text: Advanced v1.5 Axcelerator Family FPGAs Leading-Edge Performance • • • • – Voltage-Referenced I/O Standards: GTL+, HSTL Class 1, SSTL2 Class 1 and 2, SSTL3 Class 1 and 2 – Registered I/Os with 64-bit Deep FIFO on Each Pin "PerPin FIFO" – Hot-Swap Compliant I/Os (Except PCI)
|
Original
|
PDF
|
700Mb/s
339kbits
DP U1
IO317
AX1000
|
MARKING 9AB
Abstract: A3PN030Z A3PN250Z
Text: Revision 8 ProASIC3 nano Flash FPGAs Features and Benefits Advanced I/Os Wide Range of Features • 10 k to 250 k System Gates • Up to 36 kbits of True Dual-Port SRAM • Up to 71 User I/Os Reprogrammable Flash Technology • 130-nm, 7-Layer Metal 6 Copper , Flash-Based CMOS
|
Original
|
PDF
|
130-nm,
128-Bit
MARKING 9AB
A3PN030Z
A3PN250Z
|
actel date code
Abstract: No abstract text available
Text: Revision 8 ProASIC3 nano Flash FPGAs Features and Benefits Advanced I/Os Wide Range of Features • 10 k to 250 k System Gates • Up to 36 kbits of True Dual-Port SRAM • Up to 71 User I/Os Reprogrammable Flash Technology • 130-nm, 7-Layer Metal 6 Copper , Flash-Based CMOS
|
Original
|
PDF
|
|
|
|
Untitled
Abstract: No abstract text available
Text: Advance v0.3 ProASIC®3 nano Flash FPGAs Features and Benefits Advanced I/Os Wide Range of Features • 10 k to 250 k System Gates • Up to 36 kbits of True Dual-Port SRAM • Up to 71 User I/Os Reprogrammable Flash Technology • • • • 130-nm, 7-Layer Metal 6 Copper , Flash-Based CMOS Process
|
Original
|
PDF
|
|
A3P010
Abstract: No abstract text available
Text: Advance v0.2 ProASIC®3 nano Flash FPGAs Features and Benefits Advanced I/Os Wide Range of Features • 10 k to 250 k System Gates • Up to 36 kbits of True Dual-Port SRAM • Up to 71 User I/Os Reprogrammable Flash Technology • • • • 130-nm, 7-Layer Metal 6 Copper , Flash-Based CMOS Process
|
Original
|
PDF
|
|
QN68
Abstract: VQ100 actel 0841 actel part markings
Text: Advance v0.6 ProASIC®3 nano Flash FPGAs Features and Benefits Advanced I/Os Wide Range of Features • 10 k to 250 k System Gates • Up to 36 kbits of True Dual-Port SRAM • Up to 71 User I/Os Reprogrammable Flash Technology • • • • 130-nm, 7-Layer Metal 6 Copper , Flash-Based CMOS Process
|
Original
|
PDF
|
130-nm,
128-Bit
QN68
VQ100
actel 0841
actel part markings
|
Q24060
Abstract: transistor D1303 m1-6116 Q24008
Text: ADVANCE DEVICE SPECIFICATION Q24000 SERIES BiCMOS LOGIC ARRAYS DESCRIPTION The AMCC Q24000 Series of BiCM OS logic arrays is comprised of six products with densities of 760, 2160, 5760, 9072, 13,440 and 27,520 equivalent gates. The series is optimized to provide CM OS densities with
|
OCR Scan
|
PDF
|
Q24000
/D1303-0790
Q24060
transistor D1303
m1-6116
Q24008
|
80188 programming
Abstract: 8088 instruction set 80188 difference between intel 8086 and intel 80186 pro intel 8085 pin assignments 8085 memory organization 8085 microprocessor memory organisation intel 8284 clock generator sk 8085 CGX068
Text: i0M 2 i 80188 l9*> High Integration 8-Bit Microprocessor ÌAPX86 Family 00 o DISTINCTIVE CHARACTERISTICS OS OS • • • • • High-performance processor Two times the performance of the standard 8088 2.25 M byte/sec bus bandwidth interface Direct addressing capability to 1 Mbyte of memory
|
OCR Scan
|
PDF
|
APX86
16-bit
AIS-WCP-12M-3/89-0
80188 programming
8088 instruction set
80188
difference between intel 8086 and intel 80186 pro
intel 8085 pin assignments
8085 memory organization
8085 microprocessor memory organisation
intel 8284 clock generator
sk 8085
CGX068
|
GAL16V8QS
Abstract: 928 6v8a opal VD 5028 GAL programming Guide T0,8N gal16v8qs15lvc GAL16V8QS-10L gal programming algorithm AC021
Text: Semiconductor GAL16V8QS-10L, -15L 20-Pin 0.8 jli EECM OS PLD s General Description Features Th e EECM OS G AL16V8Q S devices are fabricated using N ational’s CS80BEV 0.8|u. E lectrically Erasable C M O S pro cess. This advanced process m akes N ational’s
|
OCR Scan
|
PDF
|
GAL16V8QS-10L,
20-Pin
GAL16V8QS
CS80BEV
Cep-01451,
928 6v8a
opal
VD 5028
GAL programming Guide
T0,8N
gal16v8qs15lvc
GAL16V8QS-10L
gal programming algorithm
AC021
|
Untitled
Abstract: No abstract text available
Text: NN51V17405B series EDO Hyper Page Mode CMOS 4M x 4bit Dynamic RAM ^ w DESCRIPTION The N N 51V17405B series is a high perform ance C M OS D ynam ic Random Access M em ory organized as 4,194,304 words by 4 bits. The NN51V17405B series is fabricated with advanced C M OS technology and designed with innovative de
|
OCR Scan
|
PDF
|
NN51V17405B
51V17405B
NN51V17405BL
NN51V17405BXXi
128ms
OOQ1G44
|
Untitled
Abstract: No abstract text available
Text: - TC74LVX373F/FW/FS OCTAL D -T Y P E LATCH WITH 3 - STATE OUTPUT The T C 74LV X 373 is a high speed CM OS O CTAL LATCH with 3 —ST A T E O U TPU T fabricated w ith silicon gate C2M OS technology. D esigned for use in 3.3 Volt system s, they achieve high speed
|
OCR Scan
|
PDF
|
TC74LVX373F/FW/FS
|
414256
Abstract: 414256 dram
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA MCM414256 MCM41L4256 256K x 4 CMOS Dynamic RAM Page Mode The M C M 414256 is a 1 .On CM OS high-speed, dynam ic random access memory. It is organized as 262,144 four-bit w ords and fabricated with C M OS siiicon-gate process technology. Advanced circuit design and fine line processing provide high
|
OCR Scan
|
PDF
|
41L4256
MCM414256P70
MCM414256P80
MCM41L4256P70
MCM41L4256P80
MCM414256J70
MCM414256J80
MCM41L4256J70
MCM41L4256J80
MCM414256J70R2
414256
414256 dram
|
414256 dram
Abstract: 414256
Text: MOTOROLA • SEMICONDUCTOR h h b h h h h b TECHNICAL DATA MCM414256 MCM41L4256 256K x 4 CMOS Dynamic RAM Page Mode The M C M 414256 is a 1 .Oja C M OS high-speed, dynam ic random access memory. It is organized as 262,144 four-bit w ords and fabricated w ith C M OS silicon-gate
|
OCR Scan
|
PDF
|
MCM414256
MCM41L4256
822B-01
MCM414256P70
MCM414256P80
MCM41L4256P70
MCM41L4256P80
MCM414256J70
MCM414256J80
MCM414256J70R2
414256 dram
414256
|
