PA7572 |
|
Anachip
|
14 inputs 24 I/Os 60 registers 72 configurable macro cells 40/44 pins 5V CPLD |
|
Original |
PDF
|
PA7572 |
|
Integrated Circuit Technology
|
Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7572F-20 |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7572F-20 |
|
Anachip
|
4.5 to 5.5 V, speed 20=13 ns/20 ns tpd/tpdx programmable electrically erasable logic array |
|
Original |
PDF
|
PA7572F-20 |
|
Integrated Circuit Technology
|
CPLD, PA7572 Family, EECMOS Process, 72 Macro Cells, 60 Reg., 24 User I/Os, 5V Supply, 20 Speed Grade, 44QFP |
|
Original |
PDF
|
PA7572F-20L |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7572FI-20 |
|
Anachip
|
4.5 to 5.5 V, speed 20=13 ns/20 ns tpd/tpdx programmable electrically erasable logic array |
|
Original |
PDF
|
PA7572FI-20 |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7572FI-20 |
|
Integrated Circuit Technology
|
CPLD, PA7572 Family, EECMOS Process, 72 Macro Cells, 60 Reg., 24 User I/Os, 5V Supply, 20 Speed Grade, 44QFP |
|
Original |
PDF
|
PA7572FI-20L |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7572J-20 |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7572J-20 |
|
Anachip
|
4.5 to 5.5 V, speed 20=13 ns/20 ns tpd/tpdx programmable electrically erasable logic array |
|
Original |
PDF
|
PA7572J-20 |
|
Integrated Circuit Technology
|
CPLD, PA7572 Family, EECMOS Process, 72 Macro Cells, 60 Reg., 24 User I/Os, 5V Supply, 20 Speed Grade, 44LDCC |
|
Original |
PDF
|
PA7572J-20L |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
|
PA7572JI-20 |
|
Anachip
|
4.5 to 5.5 V, speed 20=13 ns/20 ns tpd/tpdx programmable electrically erasable logic array |
|
Original |
PDF
|
PA7572JI-20 |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7572JI-20 |
|
Integrated Circuit Technology
|
CPLD, PA7572 Family, EECMOS Process, 72 Macro Cells, 60 Reg., 24 User I/Os, 5V Supply, 20 Speed Grade, 44LDCC |
|
Original |
PDF
|
PA7572JI-20L |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|
PA7572P-20 |
|
Anachip
|
4.5 to 5.5 V, speed 20=13 ns/20 ns tpd/tpdx programmable electrically erasable logic array |
|
Original |
PDF
|
PA7572P-20 |
|
Anachip
|
PEEL Array Programmable Electrically Erasable Logic Array |
|
Original |
PDF
|