PARALLEL INTERFACE TS VHDL Search Results

PARALLEL INTERFACE TS VHDL Result Highlights (5)

Part	Manufacturer	Description
TB67S539FTG	Toshiba Electronic Devices & Storage Corporation	Stepping Motor Driver/Bipolar Type/Vout(V)=40/Iout(A)=2/Clock Interface
TB67S141AFTG	Toshiba Electronic Devices & Storage Corporation	Stepping Motor Driver/Unipolar Type/Vout(V)=84/Iout(A)=3/Phase Interface
TB67S149AFTG	Toshiba Electronic Devices & Storage Corporation	Stepping Motor Driver/Unipolar Type/Vout(V)=84/Iout(A)=3/Clock Interface
TB67S549FTG	Toshiba Electronic Devices & Storage Corporation	Stepping Motor Driver/Bipolar Type/Vout(V)=40/Iout(A)=1.5/Clock Interface
DCL541A01	Toshiba Electronic Devices & Storage Corporation	Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=3:1) / Default Output Logic: Low / Input disable

PARALLEL INTERFACE TS VHDL Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
dvbt transmitter Abstract: Xilinx asi vhdl coding for error correction and detection dvb-t transmitter DVB-T modulator vhdl code for dvb-t serial parallel transport stream vhdl code for spi audio file in vhdl code vhdl code for ofdm transmitter Text: MW_DVB-T/H_A ASI/SPI Interface Core March 18, 2008 Product Specification AllianceCORE Facts Provided with Core Documentation S.r.l. User Guide Design File Formats VHDL synthesizable source code, NGC implementation file MindWay S.r.l. Constraints Files Centro Direzionale Colleoni	Original		PDF
EP3C80F484C6N Abstract: diode DIN 4148 0441 EP3C55F484C8N EP3C25E144C7 EP3C16F484I7 EP3C25U256C7N EP3C5E144 EP3C16Q240C8N EP3C80F780C8N EP3C25E144 Text: Cyclone III Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com CIII5V1-1.0 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device	Original	EP3C10 EP3C10F256I7 EP3C10U256C6 EP3C10U256C6N EP3C10U256C7 EP3C10U256C7N EP3C10U256C8 EP3C10U256C8N EP3C10 EP3C80F484C6N diode DIN 4148 0441 EP3C55F484C8N EP3C25E144C7 EP3C16F484I7 EP3C25U256C7N EP3C5E144 EP3C16Q240C8N EP3C80F780C8N EP3C25E144	PDF
702 TRANSISTOR cms Abstract: NA 7805 tms 3896 circuit diagram for automatic voltage regulator cq 0765 rt S29WS-N soft ferrite handbook TIA 604-3 SDC 2921 804 ch mini-lvds source driver Text: Cyclone III Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 www.altera.com CIII5V1-1.1 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos	Original		PDF
testbench of a transmitter in verilog Abstract: EN50083-9 EN-50083-9 AN-344 design of dma controller using vhdl 8B10B 8b10b decoder vhdl code for deserializer tranceiver 27Mhz 8B10B MHz Text: Asynchronous Serial Interface ASI MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other	Original		PDF
diode N2E Abstract: TS127 08 Agere 217 PBGA Agere 217 PBGA t8105 ECTF local made 500 watt power UPS circuit diagram multi point fuel injection n2e diode SEV 1011 MVIP-90 Text: Advance Data Sheet November 1999 Ambassador T8100A, T8102, and T8105 H.100/H.110 Interfaces and Time-Slot Interchangers 1 Product Overview 1.1 Features • Two independently programmable groups of up to 12 framing signals each ■ Devices available in 0.25 micron technology	Original	T8100A, T8102, T8105 100/H 208-pin, DS00-028CTI DS98-387NTNB, DA99-002NTNB, DA99-003NTNB) diode N2E TS127 08 Agere 217 PBGA Agere 217 PBGA t8105 ECTF local made 500 watt power UPS circuit diagram multi point fuel injection n2e diode SEV 1011 MVIP-90	PDF
GTS FC-22 Abstract: F9222 "XOR Gate" XOR GATE uses f0114 F9221 L16 eeprom F8222 verilog code for implementation of eeprom MC19 Text: DS032 v1.1 XCR3960: 960 Macrocell SRAM CPLD R DS032 v1.1 February 10, 2000 8* Product Specification Features Description • • • The XCR3960 device is a member of the CoolRunner family of high-density SRAM-based CPLDs (Complex Programmable Logic Device) from Xilinx. This device combines high-speed and deterministic pin-to-pin timing with	Original	DS032 XCR3960: DS032 XCR3960 BG492: GTS FC-22 F9222 "XOR Gate" XOR GATE uses f0114 F9221 L16 eeprom F8222 verilog code for implementation of eeprom MC19	PDF
F9222 Abstract: 05464 MC19 PZ3960C7EB PZ3960N8EB F9328 F9221 f9114 F6222 F9220 Text: INTEGRATED CIRCUITS PZ3960C/PZ3960N 960 macrocell SRAM CPLD Product specification Supersedes data of 1998 Sep 28 IC27 Data Handbook Philips Semiconductors 1999 Mar 18 Philips Semiconductors Product specification 960 macrocell SRAM CPLD PZ3960C/PZ3960N FEATURES	Original	PZ3960C/PZ3960N CPLD--960 PZ3960 F9222 05464 MC19 PZ3960C7EB PZ3960N8EB F9328 F9221 f9114 F6222 F9220	PDF
f9222 Abstract: philips F2110 F8222 f7326 f9223 F11216 f8113 F9328 F7328 IEC C13 pinout Text: INTEGRATED CIRCUITS PZ3960C/PZ3960N 960 macrocell SRAM CPLD Product specification Supersedes data of 1998 Sep 01 IC27 Data Handbook Philips Semiconductors 1998 Sep 28 Philips Semiconductors Product specification 960 macrocell SRAM CPLD PZ3960C/PZ3960N FEATURES	Original	PZ3960C/PZ3960N CPLD--960 PZ3960 f9222 philips F2110 F8222 f7326 f9223 F11216 f8113 F9328 F7328 IEC C13 pinout	PDF
FLASH370 Abstract: No abstract text available Text: FLASH370i PRELIMINARY UltraLogic D ISR t CMOS CPLDs High density Ċ Supports all PLDs, CPLDs, FPGAs D Warp2Simt Ċ Includes capabilities of Ċ Multiple clock pins Fast Programmable Interconnect MaĆ Ċ VHDL simulation (ViewSim another that is register intensive.	Original	FLASH370i CY7C374i FLASH370	PDF
EN-50083-9 Abstract: EN50083-9 8B10B 270-bit vhdl code for deserializer testbench of an ethernet transmitter in verilog 3375M Text: ASI MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 9.1 November 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words	Original		PDF
TS127 08 Abstract: diode N2E ECTF marking code P1R T8100 T8100A FET MARKING CKR FGA10 5-7147F K17 SGD Text: Advisory December 2000 Switching from the Ambassador  T8100 to the T8100A/02/05 H.100/H.110 Interface and Time-Slot Interchangers Introduction This advisory will assist T8100 customers in their switch to a T8100A/02/05 design. Switching to the T8100A/ 02/05 involves two pin changes and may involve register programming changes.	Original	T8100 T8100A/02/05 100/H T8100A/02/05 T8100A/ 217-ball 208-pin TS127 08 diode N2E ECTF marking code P1R T8100A FET MARKING CKR FGA10 5-7147F K17 SGD	PDF
Untitled Abstract: No abstract text available Text: Advisory December 2000 Switching from the Ambassador  T8100 to the T8100A/02/05 H.100/H.110 Interface and Time-Slot Interchangers Introduction This advisory will assist T8100 customers in their switch to a T8100A/02/05 design. Switching to the T8100A/ 02/05 involves two pin changes and may involve register programming changes.	Original	T8100 T8100A/02/05 100/H T8100A/02/05 T8100A/ 217-ball 208-pin	PDF
GTS FC-22 Abstract: F9222 f7326 F9221 MC19 F9111 F0219 f2328 F4216 F3110 Text: This product has been discontinued. Please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. DS 0 32 v1 .1 XCR3960: 960 Macrocell SRAM CPLD R DS032 v1.3 October 9, 2000 8* Product Specification Features Description • • • The XCR3960 device is a member of the CoolRunner	Original	com/partinfo/notify/pdn0007 XCR3960: DS032 XCR3960 BG492: 492-ball XCR3960 GTS FC-22 F9222 f7326 F9221 MC19 F9111 F0219 f2328 F4216 F3110	PDF
TS127 08 Abstract: ECTF T8100A T8102 T8105 FET MARKING CKR LDO15 mt8105 verilog DPLL 8085 microprocessor based traffic control system Text: Advisory January 2000 Ambassador TM T8100A, T8102, and T8105 H.100/H.110 Interface and Time-Slot Interchangers Introduction Explanation of Version Markings This advisory describes a flaw in some devices that the initial factory test program did not detect. The	Original	T8100A, T8102, T8105 100/H T8105 T8105. TS127 08 ECTF T8100A T8102 FET MARKING CKR LDO15 mt8105 verilog DPLL 8085 microprocessor based traffic control system	PDF

PZ3320C10BE Abstract: PZ3320C10EB PZ3320C7BE PZ3320C7EB PZ3320N8BE PZ3320N8EB Text: INTEGRATED CIRCUITS PZ3320C/PZ3320N 320 macrocell SRAM CPLD Product specification Supersedes data of 1998 Jul 22 IC27 Data Handbook Philips Semiconductors 1999 Apr 16 Philips Semiconductors Product specification 320 macrocell SRAM CPLD PZ3320C/PZ3320N FEATURES	Original	PZ3320C/PZ3320N PZ3320 PZ3320C10BE PZ3320C10EB PZ3320C7BE PZ3320C7EB PZ3320N8BE PZ3320N8EB	PDF
f006 Abstract: MC19 XCR3320 F226 chip SPARC v9 architecture BLOCK DIAGRAM Text: APPLICATION NOTE XCR3320: 320 Macrocell SRAM CPLD R DS033 v1.2 August 10, 2000 0* Features • • • • • • • • • • • • • • • • • 320 macrocell SRAM based CPLD Configuration times of under 1.0 second IEEE 1149.1 compliant JTAG testing capability	Original	XCR3320: DS033 TQ160: 160-pin BG256: 256-ball XCR3320 TQ160 BG256 TQ144 f006 MC19 XCR3320 F226 chip SPARC v9 architecture BLOCK DIAGRAM	PDF
MC19 Abstract: XCR3320 f32578 vhdl code up down counter Text: APPLICATION NOTE This product has been discontinued. Please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. XCR3320: 320 Macrocell SRAM CPLD R DS033 v1.3 October 9, 2000 0* Features • • • • • • • • • • • • • • •	Original	com/partinfo/notify/pdn0007 XCR3320: DS033 TQ160: 160-pin BG256: 256-ball XCR3320 TQ160 BG256 MC19 XCR3320 f32578 vhdl code up down counter	PDF
Xilinx jtag cable Schematic Abstract: "XOR Gate" XOR GATE uses ATMEL serial EEPROM 32K crc verilog code 16 bit programmable multi pulse waveform generator cpld TIL 143 MC19 XCR3320 F0011 Text: APPLICATION NOTE XCR3320: 320 Macrocell SRAM CPLD R DS033 v1.1 February 10, 2000 14* Features • • • • • • • • • • • • • • • • • 320 macrocell SRAM based CPLD Configuration times of under 1.0 second IEEE 1149.1 compliant JTAG testing capability	Original	XCR3320: DS033 XCR3320 TQ144: 144-pin BG256: 256-ball XCR3320 TQ144 BG256 Xilinx jtag cable Schematic "XOR Gate" XOR GATE uses ATMEL serial EEPROM 32K crc verilog code 16 bit programmable multi pulse waveform generator cpld TIL 143 MC19 F0011	PDF
MIL-STD-188-182 Abstract: MIL-STD-188-183 MIL-STD-188-183A MIl-STD-188-181B MIL-STD-188-181 16 bit qpsk VHDL CODE MIl-STD-188181B MIL-STD 188-181B Convolutional Viterbi Decoder Text: Dual Constraint Length Viterbi Decoder March, 1999, ver. 2.1.1_ Data Sheet PN F805SC Target Applications: Features Communications Satellite Communications MIL-STD-188-181 MIL-STD-188-182 MIL-STD-188-183 PLD Provides ASIC Performance plus Software Flexibility	Original	F805SC) MIL-STD-188-181 MIL-STD-188-182 MIL-STD-188-183 860-ming MIL-STD-188-182 MIL-STD-188-183 MIL-STD-188-183A MIl-STD-188-181B MIL-STD-188-181 16 bit qpsk VHDL CODE MIl-STD-188181B MIL-STD 188-181B Convolutional Viterbi Decoder	PDF
TS127 08 Abstract: ECTF MVIP-90 T8100A T8102 T8105 T810X vhdl code for bus invert coding circuit vhdl code for N fraction Divider Text: Advance Data Sheet August 2003 Ambassador T8100A, T8102, and T8105 H.100/H.110 Interfaces and Time-Slot Interchangers 1 Product Overview • Two independently programmable groups of up to 12 framing signals each. 1.1 Features ■ Devices available in 0.25 micron technology.	Original	T8100A, T8102, T8105 100/H 208-pin, 217-ball 100/Howloon DS03-195SWCH TS127 08 ECTF MVIP-90 T8100A T8102 T8105 T810X vhdl code for bus invert coding circuit vhdl code for N fraction Divider	PDF
L-T-8105-BAL4-DB Abstract: SRAM 6114 Agere Ambassador T-8105-SC4-DB TS127 08 verilog DPLL Agere 217 PBGA t8105 ECTF Agere 217 PBGA MVIP-90 Text: Data Sheet, Revision 1 October 12, 2005 Ambassador T8100A, T8102, and T8105 H.100/H.110 Interfaces and Time-Slot Interchangers 1 Product Overview Optional 8-bit parallel input and/or 8-bit parallel output for local TDM interfaces. The last issue of this data sheet was August 2003.	Original	T8100A, T8102, T8105 100/H DS03-195SWCH-1 DS03-195SWCH) L-T-8105-BAL4-DB SRAM 6114 Agere Ambassador T-8105-SC4-DB TS127 08 verilog DPLL Agere 217 PBGA t8105 ECTF Agere 217 PBGA MVIP-90	PDF
MC19 Abstract: No abstract text available Text: INTEGRATED CIRCUITS PZ3320C/PZ3320N 320 macrocell SRAM CPLD Preliminary specification IC27 Data Handbook Philips Semiconductors 1998 Jul 22 Philips Semiconductors Preliminary specification 320 macrocell SRAM CPLD PZ3320C/PZ3320N FEATURES DESCRIPTION • 320 macrocell SRAM based CPLD	Original	PZ3320C/PZ3320N PZ3320 MC19	PDF
SP00610 Abstract: No abstract text available Text: INTEGRATED CIRCUITS Xilinx has acquired the entire Philips CoolRunner Low Power CPLD Product Family. For more technical or sales information, please see: www.xilinx.com XCR3320 320 macrocell SRAM CPLD Preliminary specification IC27 Data Handbook Philips Semiconductors	Original	XCR3320 XCR3320 SP00610	PDF
Untitled Abstract: No abstract text available Text: M A X 7000A Programmable Logic Device Family January 1998. ver. 1 Data Sheet Features. • ■ Preliminary Information ■ ■ ■ ■ ■ ■ ■ ■ Formerly know n as Michelangelo devices High-perform ance CMOS EEPROM-based program m able logic devices PLDs built on second-generation M ultiple A rray MatriX	OCR Scan	EPM7128A EPM7256A 100-Pin	PDF

Privacy Settings

PARALLEL INTERFACE TS VHDL Search Results

PARALLEL INTERFACE TS VHDL Result Highlights (5)

PARALLEL INTERFACE TS VHDL Datasheets Context Search

dvbt transmitter

EP3C80F484C6N

702 TRANSISTOR cms

testbench of a transmitter in verilog

diode N2E

GTS FC-22

F9222

f9222

FLASH370

EN-50083-9

TS127 08

Untitled

GTS FC-22

TS127 08

PZ3320C10BE

f006

MC19

Xilinx jtag cable Schematic

MIL-STD-188-182

TS127 08

L-T-8105-BAL4-DB

MC19

SP00610

Untitled