Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PARAMETER OF 74LS20 Search Results

    PARAMETER OF 74LS20 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74LS20FPEL-E Renesas Electronics Corporation HD74LS Series Visit Renesas Electronics Corporation
    74LS20P-E Renesas Electronics Corporation HD74LS Series Visit Renesas Electronics Corporation
    SN74LS20DR Texas Instruments Dual 4-input positive-NAND gates 14-SOIC 0 to 70 Visit Texas Instruments Buy
    SN74LS20D Texas Instruments Dual 4-input positive-NAND gates 14-SOIC 0 to 70 Visit Texas Instruments Buy
    SN74LS20NSR Texas Instruments Dual 4-input positive-NAND gates 14-SO 0 to 70 Visit Texas Instruments Buy

    PARAMETER OF 74LS20 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74LS20 ic

    Abstract: M54HC20 M54HC20F1R M74HC20 M74HC20B1R M74HC20C1R M74HC20M1R 74Ls20 truth table
    Text: M54HC20 M74HC20 DUAL 4-INPUT NAND GATE . . . . . . . . HIGH SPEED tPD = 8 ns TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C HIGH NOISE IMMUNITY VNIH = VNIL = 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE


    Original     		PDF M54HC20 M74HC20 54/74LS20 M54HC20F1R M74HC20M1R M74HC20B1R M74HC20C1R M54/74HC20 74LS20 ic M54HC20 M54HC20F1R M74HC20 M74HC20B1R M74HC20C1R M74HC20M1R 74Ls20 truth table

    74LS20 ic

    Abstract: M74HC20 M74HC20B1R M74HC20C1R M74HC20M1R M54HC20 M54HC20F1R
    Text: M54HC20 M74HC20 DUAL 4-INPUT NAND GATE . . . . . . . . HIGH SPEED tPD = 8 ns TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C HIGH NOISE IMMUNITY VNIH = VNIL = 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE


    Original     		PDF M54HC20 M74HC20 54/74LS20 M54HC20F1R M74HC20M1R M74HC20B1R M74HC20C1R M54/74HC20 74LS20 ic M74HC20 M74HC20B1R M74HC20C1R M74HC20M1R M54HC20 M54HC20F1R

    TTL 7421

    Abstract: 7421 ttl AND gate 7421 pin configuration PIN CONFIGURATION 7420 TTL 7420 logic gate 7421 AND 74LS20 PIN CONFIGURATION 7420 pin configuration 7420 SIGNETICS TTL 74LS20
    Text: 7420, 7421, LS20, LS21, S20 Signetics Gates Dual Four-Input NAND 20 AND (’21) Gate Product Specification Logic Products TYPE TYPICAL SUPPLY CURRENT (TOTAL) TYPICAL PROPAGATION DELAY 7420 10ns 8mA 74LS20 10ns 0.8mA 74S20 3 ns 8mA 7421 12ns 8mA 74LS21 9ns


    OCR Scan     		PDF 74LS20 74S20 74LS21 N7420N, N74LS20N, N74S20N N7421N, N74LS21N N74LS20D, N74S20D, TTL 7421 7421 ttl AND gate 7421 pin configuration PIN CONFIGURATION 7420 TTL 7420 logic gate 7421 AND 74LS20 PIN CONFIGURATION 7420 pin configuration 7420 SIGNETICS TTL 74LS20

    M74LS20P

    Abstract: 20-PIN
    Text: MITSUBISHI LSTTLs M 74LS20P DUAL 4 -IN P U T P O S IT IV E NAND GATE DESCRIPTION The M 74LS 20P is a semiconductor integrated containing tw o 4-inp ut positive N A N D circuit gates, usable as negative-logic N O R gates. FEATURES • High breakdown input voltage V | > 15V


    OCR Scan     		PDF M74LS20P b2LHfl27 0013Sbl 14-PIN 16-PIN 20-PIN M74LS20P

    TTL 7421

    Abstract: 7421 ttl AND gate TTL 7420 74LS21 PIN CONFIGURATION 7421 pin configuration 7420 pin configuration 74LS gates 7420 nand 74ls gate symbols PIN CONFIGURATION 7420
    Text: Signetics I 7420, 7421, LS20, LS21, S20 Gates Logic Products Dual Four-Input NAND '20 AND ('21) Gate Product Specification • TYPICAL PROPAGATION DELAY TYPE TYPICAL SUPPLY CURRENT (TOTAL) 7420 10ns 8mA 74LS20 10ns 0.8mA 74S20 3ns 8mA 7421 12ns 8mA 74LS21


    OCR Scan     		PDF 74LS20 74S20 74LS21 N7420N, N74LS20N, N74S20N N7421N, N74LS21 N74LS20D, N74S20D, TTL 7421 7421 ttl AND gate TTL 7420 74LS21 PIN CONFIGURATION 7421 pin configuration 7420 pin configuration 74LS gates 7420 nand 74ls gate symbols PIN CONFIGURATION 7420

    ic 7421

    Abstract: TTL 7421 7421 ttl AND gate IC 7420 pin configuration ic 7421 function ic 7421 TTL 7420 7421 IC ic ttl 7421 pin configuration ic 7420
    Text: Signetics I 7420, 7421, LS20, LS21, S20 Gates Logic Products Dual Four-Input NAND '20 AND ('21) Gate Product Specification H TYPICAL SUPPLY CURRENT (TOTAL) TYPICAL PROPAGATION DELAY TYPE 7420 10ns 8mA 74LS20 10ns 0.8mA 74S20 3ns 8mA 7421 12ns 8mA 74LS21


    OCR Scan     		PDF 74LS20 74S20 74LS21 N7420N, N74LS20N, N74S20N N7421N, N74LS21N N74LS20D, N74S20D, ic 7421 TTL 7421 7421 ttl AND gate IC 7420 pin configuration ic 7421 function ic 7421 TTL 7420 7421 IC ic ttl 7421 pin configuration ic 7420

    7421 pin configuration

    Abstract: 7420 pin configuration 74LS20 PIN CONFIGURATION 7421 logic gate 7421 AND 74LS20 function table 74LS21 PIN CONFIGURATION TTL 7420 7421 AND gate PIN CONFIGURATION 7420
    Text: Signehcs I 7420, 7421, LS20, LS21, S20 Gates Logic Products Dual Four-Input NAND '20 AND ('21) Gate Product Specification • TYPICAL PROPAGATION DELAY TYPE TYPICAL SUPPLY CURRENT (TOTAL) 7420 10ns 8mA 74LS20 10ns 0.8mA 8mA 74S20 3ns 7421 12ns 8mA 74LS21


    OCR Scan     		PDF 74LS20 74S20 74LS21 N7420N, N74LS20N, N74S20N N7421N, N74LS21N N74LS20D, N74S20D, 7421 pin configuration 7420 pin configuration 74LS20 PIN CONFIGURATION 7421 logic gate 7421 AND 74LS20 function table 74LS21 PIN CONFIGURATION TTL 7420 7421 AND gate PIN CONFIGURATION 7420

    74Ls20 truth table

    Abstract: 74LS20 DIP14-P-300-2 TC74HC20AF TC74HC20AFN TC74HC20AP 74ls20 14 PIN
    Text: TO SHIBA TC74HC20AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HC20AP, TC74HC20AF, TC74HC20AFN DUAL 4 -IN PUT NAND GATE Note The JEDEC SOP (FN) is not available in Japan The TC74HC20A is a high speed CMOS 4-INPUT NAND GATE fabricated with silicon gate C2MOS technology.


    OCR Scan     		PDF TC74HC20AP/AF/AFN TC74HC20AP, TC74HC20AF, TC74HC20AFN TC74HC20A 14PIN DIP14-P-300-2 14PIN 200mil 74Ls20 truth table 74LS20 TC74HC20AF TC74HC20AFN TC74HC20AP 74ls20 14 PIN

    Untitled

    Abstract: No abstract text available
    Text: TO SH IBA TC74HC20AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HC20AP, TC74HC20AF, TC74HC20AFN Note The JEDEC SOP (FN) is not available in Japan DUAL 4 -INPUT NAND GATE The TC74HC20A is a high speed CMOS 4-INPUT NAND GATE fabricated with silicon gate C2MOS technology.


    OCR Scan     		PDF TC74HC20AP/AF/AFN TC74HC20AP, TC74HC20AF, TC74HC20AFN TC74HC20A 14PIN DIP14-P-300-2 14PIN 200mil

    74LS20

    Abstract: DIP14-P-300-2 TC74HC20AF TC74HC20AFN TC74HC20AP
    Text: TO SH IBA TC74HC20AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HC20AP, TC74HC20AF, TC74HC20AFN Note The JEDEC SOP (FN) is not available in Japan DUAL 4 -IN PU T NAND GATE The TC74HC20A is a high speed CMOS 4-INPUT NAND GATE fabricated with silicon gate C2MOS technology.


    OCR Scan     		PDF TC74HC20AP/AF/AFN TC74HC20AP, TC74HC20AF, TC74HC20AFN TC74HC20A 74LS20 DIP14-P-300-2 TC74HC20AF TC74HC20AFN TC74HC20AP

    Untitled

    Abstract: No abstract text available
    Text: TOSHIBA TC74HC20AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HC20AP, TC74HC20AF, TC74HC20AFN DUAL 4 -INPUT NAND GATE Note The JEDEC SOP (FN) is not available in Japan The TC74HC20A is a high speed CMOS 4-INPUT NAND GATE fabricated with silicon gate C2MOS technology.


    OCR Scan     		PDF TC74HC20AP/AF/AFN TC74HC20AP, TC74HC20AF, TC74HC20AFN TC74HC20A 14PIN DIP14-P-300-2 14PIN 200mil

    74Ls20 truth table

    Abstract: 74ls201
    Text: TOSHIBA TC74HC2QAP/AF/AFN Quad 4-Input NAND Gate The TC74HC20A is a high speed CMOS 4-INPUT NAND GATE fabricated w ith silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


    OCR Scan     		PDF TC74HC2QAP/AF/AFN TC74HC20A TC74HC/HCT 74Ls20 truth table 74ls201

    74HC20

    Abstract: No abstract text available
    Text: M54HC20 M74HC20 SGS-TffOMSON li gTFl@iQ(gi DUAL 4-INPUT NAND GATE HIGH SPEED tpo = 10 ns (TYP. at V c c = 5V LOW POWER DISSIPATION lcc = 1pA (MAX.) at Ta = 25°C HIGH NOISE IMMUNITY V nih = V nil = 280/0 VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE


    OCR Scan     		PDF M54HC20 M74HC20 54/74LS20 M74HC20 M54/74HC20 M54/74HC20 74HC20

    74Ls20 truth table

    Abstract: No abstract text available
    Text: TOSHIBA TC74HC20AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HC20AP, TC74HC20AF, TC74HC20AFN DUAL 4 -INPUT NAND GATE Note The JEDEC SOP (FN) is not available in Japan The TC74HC20A is a high speed CMOS 4-INPUT NAND GATE fabricated with silicon gate C2MOS technology.


    OCR Scan     		PDF TC74HC20AP/AF/AFN TC74HC20AP, TC74HC20AF, TC74HC20AFN TC74HC20A 14PIN DIP14-P-300-2 14PIN 200mil OP14-P-300-1 74Ls20 truth table

    Untitled

    Abstract: No abstract text available
    Text: M54HC20 M74HC20 SGS-THOMSON G l DUAL 4-INPUT NAND GATE HIGH SPEED tPD = 10 ns TYP. at VCc = 5V LOW POWER DISSIPATION ICC = 1 *A (MAX.) at T a = 2 5 °C HIGH NOISE IM M U N ITY V NIH = V NIL = 2 8 % V q c (MIN.) O U TPU T DRIVE CAPABILITY 10 LSTTL LOADS


    OCR Scan     		PDF M54HC20 M74HC20 M54HC20 M74HC20 54/74LS20 54/74H M54/74HC20

    74LS115

    Abstract: 74LS273 74LS189 equivalent 74LS00 QUAD 2-INPUT NAND GATE 74LS265 fan-in and fan out of 7486 74LS93A 74LS181 74LS247 replacement MR 31 relay
    Text: F A IR C H IL D LOW POWER S C H O T T K Y D A TA BOOK ERRATA SHEET 1977 Device Page Item Schematic 2-5 Figure 2-6. Blocking diode in upper right is reversed. Also, diode con­ necting first darlington emitter to output should have series resistor. LS33 5-25


    OCR Scan     		PDF

    74HC20 truth table

    Abstract: 74HC20 equivalent LC109 74ls20 14 PIN 74HC20
    Text: r z 7 SG S-T H O M SO N M54HC20 ^ 7 # M ^ ( » [ i û T O C S _ M74HC20 DUAL 4-INPUT NAND GATE • HIGH SPEED tpD = 8 ns (TYP. AT Vcc = 5 V ■ LOW POWER DISSIPATION Icc = 1 JiA (MAX.) AT T a = 25 ’C . HIGH NOISE IMMUNITY V n ih = V nil = 28 % V c c (MIN.)


    OCR Scan     		PDF M54HC20 M74HC20 54/74LS20 M54HC20F1R 74HC20M 20B1R M74HC20C1R M54/74HC20 74HC20 truth table 74HC20 equivalent LC109 74ls20 14 PIN 74HC20

    74LS20 ic

    Abstract: No abstract text available
    Text: r z T SGS-THOMSON T74LS20 DUAL 4-INPUT NAND GATE DESCRIPTION The T74LS20 is a high speed DUAL 4-INPUT NAND GATE fabricated in LOW POWER SCHOTTKY technology. PIN CO NNECTIO N top view DUAL IN LINE CHIP CARRIER U U U U U 3 2 1 20 19 NC .8 C 2C NC «C NC 1C


    OCR Scan     		PDF T74LS20 T74LS20 74LS20 74LS20 ic

    Untitled

    Abstract: No abstract text available
    Text: SCS-THOMSON lÄ g«LiM (s «S M54HC20 M74HC20 DUAL 4-INPUT NAND GATE • HIGH SPEED tpo = 8 ns (TYP.) AT Vcc = 5 V ■ LOW POWER DISSIPATION Ice = 1 nA (MAX.) AT Ta = 25 *C ■ HIGHNOISE IMMUNITY V nih = V n il = 28 % V c c (MIN.) ■ OUTPUT DRIVE CAPABILITY


    OCR Scan     		PDF M54HC20 M74HC20 54/74LS20 M54HC20F1R 74HC20M 74HC20B1R M54/74HC20 D0543Ã

    LR3441

    Abstract: marking code B9 DG SMD Transistor transistor smd sensor 80L transistor bf 175 sdz-370n ccd LZ1032 Transister Data Book
    Text: MOS DATA BOOK General Information Gate Arrays/Standard Cells Display Drivers 3 J T elecommunications II CCDs/CCD Peripherals ICs for Audio/Visual Equipment 6 | Voice/Melody Generators ICs for Clock Others Preface In recent years, the seemingly unlimited progress seen in


    OCR Scan     		PDF LH5047/LH5048 LR3441 marking code B9 DG SMD Transistor transistor smd sensor 80L transistor bf 175 sdz-370n ccd LZ1032 Transister Data Book

    74LS20P

    Abstract: No abstract text available
    Text: MITSUBISHI LSTTLs M74LS20P DUAL 4 -IN P U T P O S IT IV E NAND GATE DESCRIPTION The M 74LS 20P is a semiconductor integrated containing tw o 4-input positive N A N D circuit gates, usable as negative-logic N O R gates. FEATURES • High breakdown input voltage V | > 15V


    OCR Scan     		PDF M74LS20P 500ns, b2LHfl27 0013Sbl 14-PIN 16-PIN 20-PIN 74LS20P

    UM82C11

    Abstract: 82C11 cga video 6845 CRTC 6845 74ls20 pin diagram UM6845R cga video UM6845 82C11C logic diagram of 74LS245
    Text: UNICORN MICROE LE CTRON ICS SHE D TS7fl7flö GGQ02SS t. • i s ^ ^ 5 .,. j a ^ s a UM 487 HCGA CONTROLLER PRELIM INARY Features ■ ■ ■ ■ ■ MGA Hercules and CGA compatible ■ Built-in 6845 CRTC ■ 64 K Bytes o f video memory Flicker-Free operation during CPU read/write


    OCR Scan     		PDF UM487 UM487 74LS20 A16to 74LS245 74LS374 UM487F UM82C11 82C11 cga video 6845 CRTC 6845 74ls20 pin diagram UM6845R cga video UM6845 82C11C logic diagram of 74LS245

    DM74367

    Abstract: 54175 71ls97 DM74109 DM8160 om541 ci 8602 gn block diagram 5401 DM transistor 74L10 74S136
    Text: N ational Semiconductor Section 1 - 54/74 SSI DEVICES Connection Diagram s • Electrical Tables Section 2 - 54/74 M SI DEVICES Section 3 - National Semiconductor PROPRIETARY DEVICES Section 4 - National Semiconductor ADDITIONAL D EV KES t o NATIONAL Manufactured under one or more of the fo llowing U.S. patents: 3083262, 3189758, 3231797 , 3303356, 3317671, 3323071, 3381071, 3408542, 3421025, 3426423, 3440498, 3518750, 3519897, 3557431, 3560765,


    OCR Scan     		PDF

    74LS80

    Abstract: 74LS198 74LS150 74LS94 OAI32 74LS179 TTL 74LS198 MUX21H TTL 74ls138 to 7 segment 7476 3 bit ripple counter
    Text: 4flE ]> • 77MLjbciO 0001L3M 4bO « P C H T- °J EK-044-9004 CMOS Gate Array 5GV Series RICOH CORP/ ELECTRONIC The RICOH gate array 5GV series complies with the CMOS 1.5ju rule, and offers high speed operation with a gate delay time of 1.0 ns. The 5GV series inherits the rich library of 5GF gate array series. The cell library is compatible with


    OCR Scan     		PDF 77MLjbc 0001L3M TEK-044-9004 RSC-15 TBF368 M390C M393C CM16BR* M540C M541C 74LS80 74LS198 74LS150 74LS94 OAI32 74LS179 TTL 74LS198 MUX21H TTL 74ls138 to 7 segment 7476 3 bit ripple counter