Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PASIC 380 Search Results

    PASIC 380 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    pj 989

    Abstract: PASIC 380 145026 14093 38980 report on PLCC solar cell Amorphous 144TQFP PACKAGE 84 pin plcc ic base QL8X12B-2
    Text: pASIC 1 FAMILY Reliability Report SUMMARY The pASIC device is a highly reliable Field Programmable Gate Array. The addition of the ViaLink to a CMOS process does not measurably increase the failure rate of the pASIC devices above that of normal CMOS logic products. The following is the summary of the High


    Original     		PDF pp27-30. pj 989 PASIC 380 145026 14093 38980 report on PLCC solar cell Amorphous 144TQFP PACKAGE 84 pin plcc ic base QL8X12B-2

    report on PLCC

    Abstract: 40673 plcc 68 QL8X12A reliability report solar cell Amorphous 40673 equivalent ql8x12 144TQFP PACKAGE QL8X12B
    Text: SUMMARY August 1997 The pASIC device is a highly reliable Field Programmable Gate Array. The addition of the ViaLink to a CMOS process does not measurably increase the failure rate of the pASIC devices above that of normal CMOS logic products. The following is the summary of the High


    Original     		PDF

    rxq6

    Abstract: X01V vhdl code for bus invert coding circuit CY7B923 CY7B933 vhdl code for 8 bit odd parity checker vhdl code for 8-bit odd parity checker vhdl code CRC
    Text: Drive ESCON With HOTLink™ Introduction The IBM ESCON™ Enterprise System CONnection interface is presently experiencing rapid growth. Originally designed as a replacement for the older block-mux channel, it is also finding use as a high-performance system interface. This


    Original     		PDF

    rxq2

    Abstract: schematic of TTL XOR Gates vhdl code for 8-bit odd parity checker rxq5 rxq6 4-bit even parity checker circuit diagram XOR vhdl code for phase frequency detector vhdl code for 8-bit parity checker using xor gate X01V schematic XOR Gates
    Text: Drive ESCON With HOTLink™ Introduction The IBM ESCON™ Enterprise System CONnection interface is presently experiencing rapid growth. Originally designed as a replacement for the older block-mux channel, it is also finding use as a high-performance system interface. This


    Original     		PDF

    X01V

    Abstract: schematic of TTL XOR Gates vhdl code CRC vhdl code for 8-bit parity checker using xor gate IC of XOR GATE schematic XOR Gates XOR GATES IC CRC-16 CY7B923 CY7B933
    Text: fax id: 5119 Drive ESCON With HOTLink Introduction The IBM ESCON Enterprise System CONnection interface is presently experiencing rapid growth. Originally designed as a replacement for the older block-mux channel, it is also finding use as a high-performance system interface.


    Original     		PDF

    vhdl code CRC-8

    Abstract: PASIC 380 vhdl code for 8-bit crc-8 rxq2 CY7B923 CY7B933 vhdl code for parallel to serial converter rxq1 rxq6 C383A
    Text: Drive ESCONt With HOTLinkt Introduction The IBM ESCON erals as shown in Figure 1. These bus and tag cables t Enterprise System CONnecĆ tion interface is presently experiencing rapid growth. Originally designed as a replacement for the older blockĆmux channel, it is also finding use as


    Original     		PDF

    vhdl code for 8-bit parity checker using xor gate

    Abstract: AN1274 CY7B923 CY7B933 k286 C383A vhdl code for 8-bit parity checker vhdl code for 8-bit odd parity checker vhdl code for 8 bit odd parity checker triquint guide 2010
    Text: Drive ESCON With HOTLink AN1274 Associated Part:CY7B923/CY7B933 Associated Application Note: None Abstract This application note contains an overview of ESCON operation and a design example of an ESCON physical interface, including a number of the low-level ESCON state machines including the VHDL source code , implemented using HOTLink™


    Original     		PDF AN1274 CY7B923/CY7B933 vhdl code for 8-bit parity checker using xor gate AN1274 CY7B923 CY7B933 k286 C383A vhdl code for 8-bit parity checker vhdl code for 8-bit odd parity checker vhdl code for 8 bit odd parity checker triquint guide 2010

    FLASH370

    Abstract: cypress FLASH370 programming vhdl code for 555 pasic380 Warp Cypress CY3140 CY3146 lof file format architecture of cypress FLASH370 cpld cypress FLASH370 programmer
    Text: third_party: October 11, 1995 Revision: October 23, 1995 PRELIMINARY ThirdĆParty Tool Support Support for Cypress programmable logic devices is available in many software products from thirdĆparty vendors. Some compaĆ nies include support for the entire design process in products that


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: 7c33805: October 9, 1995 Revision: October 25, 1995 ADVANCED INFORMATION Ultra338005 UltraLogict Very High Speed 5K Gate 3.3V CMOS FPGA D Robust routing resources Features D Full 3.3V operation D Very high speed D D D D D D Ċ Loadable counter frequencies


    Original     		PDF 7c33805: Ultra338005 84pin 144pin 208pin Ultra38000t Ultra38000 7C3380051 Ultra3800,

    Untitled

    Abstract: No abstract text available
    Text: 7c3809: October 9, 1995 Revision: October 25, 1995 Ultra38009 ADVANCED INFORMATION UltraLogict Very High Speed 9K Gate CMOS FPGA D Robust routing resources Features D Very high speed D D D D D D Ċ Loadable counter frequencies greater than 185 MHz Ċ ChipĆtoĆchip operating frequencies


    Original     		PDF 7c3809: Ultra38009 144pin 208pin 256pin Ultra3800t Ultra3800 7C380091 Ultra3800,

    7C380

    Abstract: No abstract text available
    Text: 7c3803: October 12, 1995 Revised: October 24, 1995 Ultra38003 ADVANCED INFORMATION UltraLogict Very High Speed 3K Gate CMOS FPGA D Robust routing resources Features D Very high speed D D D D D D Ċ Loadable counter frequencies greater than 185 MHz Ċ ChipĆtoĆchip operating frequencies


    Original     		PDF 7c3803: Ultra38003 84pin 144pin Ultra38000t Ultra38000 7C380031 Ultra3800, 7C380

    CISC AND RISC

    Abstract: 7C380
    Text: 7c3820: October 11, 1995 Revision: October 25, 1995 ADVANCED INFORMATION Ultra38020 UltraLogict Very High Speed 20K Gate CMOS FPGA Features D Very high speed D D D D D D Ċ Loadable counter frequencies greater than 185 MHz Ċ ChipĆtoĆchip operating frequencies


    Original     		PDF 7c3820: Ultra38020 208pin 352pin 16bit Ultra38000t Ultra38000 7C380201 Ultra3800, CISC AND RISC 7C380

    asynchronous fifo vhdl

    Abstract: 8 BIT ALU design with verilog/vhdl code full subtractor using ic 74138 74139 for bcd to excess 3 code vhdl code for 8bit bcd to seven segment display 32 BIT ALU design with verilog/vhdl code 74594 16 BIT ALU design with verilog/vhdl code B1516 RAM1024
    Text: QuickWorks User Manual with SpDE Reference Release 2009.2.1 Contact Information QuickLogic Corporation 1277 Orleans Drive Sunnyvale, CA 94089 Phone: (408) 990-4000 (US) (905) 940-4149 (Canada) +(44) 1932-57-9011 (Europe) +(852) 2567-5441 (Asia) E-mail: info@quicklogic.com


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: 7c33816: October 11, 1995 Revision: October 25, 1995 ADVANCED INFORMATION Ultra338016 UltraLogict Very High Speed 16K Gate 3.3V CMOS FPGA Features D Full 3.3V operation D Very high speed D D D D D D D Ċ Loadable counter frequencies greater than 100 MHz Ċ ChipĆtoĆchip operating frequencies


    Original     		PDF 7c33816: Ultra338016 208pin 352pin Ultra38000t Ultra38000 7C3380161 Ultra3800,

    Untitled

    Abstract: No abstract text available
    Text: 7c33809: October 9, 1995 Revision: October 25, 1995 Ultra338009 ADVANCED INFORMATION UltraLogict Very High Speed 9K Gate 3.3V CMOS FPGA Features D Full 3.3V operation D Very high speed D D D D D D D Ċ Loadable counter frequencies greater than 100 MHz Ċ ChipĆtoĆchip operating frequencies


    Original     		PDF 7c33809: Ultra338009 208pin 256pin Ultra38000t Ultra38000 7C3380091 Ultra3800,

    Untitled

    Abstract: No abstract text available
    Text: m u iit im ü . iv iu M U c iy , n u y u ö i i u , Revision: Monday, May 23,1994 CY7C383A CY7C384A W CYPRESS Very High Speed 2K 6K Gate CMOS FPGA — Fast, fully automatic place and route — Waveform simulation with back annotated net delays — PC and workstation platforms


    OCR Scan     		PDF CY7C383A CY7C384A CY7C383A) CY7C384A) 0D14575

    Untitled

    Abstract: No abstract text available
    Text: W / CYPRESS ADVANCED INFORMATION Ultra38003 UltraLogic Very High Speed 3K Gate CMOS FPGA Features • Very high speed — Loadable counter frequencies greater than 185 MHz — Chip-to-chip operating frequencies up to 135 MHz — Input + logic cell + output delays


    OCR Scan     		PDF Ultra38003 84-pin 144-pin 16-bit Ultra38000â Ultra38000 Ultra38000,

    Untitled

    Abstract: No abstract text available
    Text: CYPRESS Features • Full 3.3V operation • Very high speed — Loadable counter frequencies greater than 100 MHz — Chip-to-chip operating frequencies up to 85 MHz — Input + logic cell + output delays under 7 ns • Unparalleled FPGA performance for counters, data path, state machines,


    OCR Scan     		PDF 208-pin 256-pin 16-bit Ultra38000â Ultra38000 Ultra38000, 25inbb2

    Untitled

    Abstract: No abstract text available
    Text: = / CYPRESS ADVANCED INFORMATION Ultra338005 UltraLogic Very High Speed 5K Gate 3.3V CMOS FPGA Features • Fall 3.3V operation • Very high speed — Loadable counter frequencies greater than 100 MHz — Chip-to-chip operating frequencies up to 85 MHz


    OCR Scan     		PDF of320 84-pin 144-pin 208-pin 16-bit Ultra38000â Ultra38000 0000BE Ultra38000,

    pc 817

    Abstract: No abstract text available
    Text: CYPRESS Features • Full 3.3V operation • Very high speed — Loadable counter frequencies greater than 100 MHz — Chip-to-chip operating frequencies up to 85 MHz — Input + logic cell + output delays under 7 ns • Unparalleled FPGA performance for counters, data path, state machines,


    OCR Scan     		PDF 84-pin 144-pin 16-bit Ultra38000' Ultra38000 0000EEEE 00000F 000Q00 Ultra38000, pc 817

    Untitled

    Abstract: No abstract text available
    Text: CYPRESS Features • Full 3.3V operation • Very high speed — Loadable counter frequencies greater than 100 MHz — Chip-to-chip operating frequencies up to 85 MHz — Input + logic cell + output delays under 7 ns • Unparalleled FPGA performance for counters, data path, state machines,


    OCR Scan     		PDF Ultra338016 208-pin 352-pin 16-bit Ultra38000 Ultra38000 Ultra38000,

    Untitled

    Abstract: No abstract text available
    Text: ir CYPRESS Features • Very high speed — Loadable counter frequencies greater than 185 MHz — Chip-to-chip operating frequencies up to 135 MHz — Input + logic cell + output delays under 5.5 ns • Unparalleled FPGA performance for counters, data path, state machines,


    OCR Scan     		PDF Ultra38020 208-pin 352-pin 16-bit B000000BB0000000 00000B0000000000 0000000000000B0B 0000000000000B00 0000000000000BEE 000000BEB0000000

    Untitled

    Abstract: No abstract text available
    Text: CYPRESS Features • Very high speed — Loadable counter frequencies greater than 185 MHz — Chip-to-chip operating frequencies up to 135 MHz — Input + logic cell + output delays under 5.5 ns • Unparalleled FPGA performance for counters, data path, state machines,


    OCR Scan     		PDF Ultra38012 208-pin 352-pin 16-bit Ii15111gt11g111511ifi 0EEEEBBEEBEB00B0 Ultra38000,

    Ultra38000

    Abstract: cell schematics
    Text: y CYPRESS Features • Very high speed — Loadable counter frequencies greater than 185 MHz — Chip-to-chip operating frequencies up to 135 MHz — Input + logic cell + output delays under 5.5 ns • Unparalleled FPGA performance for counters, data path, state machines,


    OCR Scan     		PDF 84-pin 144-pin 208-pin 16-bit Ultra38000' Ultra38000 0000000B00000F1EEE0ES E00E00EEB000E1 000000000000bjlld0Q 000000000E10I3[ cell schematics