xc9572 data sheet
Abstract: PC84 84-Pin Plastic Leaded Chip Carrier PC84 PQ100 XC9500 XC9572 PC84C xc9572-15
Text: XC9572 In-System Programmable CPLD October 28, 1997 Version 2.0 3* Features • • • • • • • • • • • • • • • • • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 125 MHz 72 macrocells with 1,600 usable gates Up to 72 user I/O pins
|
Original
|
XC9572
36V18
PQ100
TQ100
44-Pin
84-Pin
100-Pin
XC9572
xc9572 data sheet
PC84 84-Pin Plastic Leaded Chip Carrier
PC84
PQ100
XC9500
PC84C
xc9572-15
|
PDF
|
XC9572
Abstract: XC9572 Family PC84 PQ100 XC9500 xc9572 tq100
Text: 1 XC9572 In-System Programmable CPLD December 4, 1998 Version 3.0 1 1* Product Specification Features Power Management • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 125 MHz • • • 72 macrocells with 1,600 usable gates Up to 72 user I/O pins
|
Original
|
XC9572
36V18
44-Pin
84-Pin
100-Pin
XC9572
PQ100
TQ100
XC9572 Family
PC84
PQ100
XC9500
xc9572 tq100
|
PDF
|
XC9572
Abstract: PC84 PQ100 XC9500
Text: 1 XC9572 In-System Programmable CPLD December 4, 1998 Version 3.0 1 1* Product Specification Features Power Management • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 125 MHz • • • 72 macrocells with 1,600 usable gates Up to 72 user I/O pins
|
Original
|
XC9572
36V18
44-Pin
84-Pin
100-Pin
XC9572
PQ100
TQ100
PC84
PQ100
XC9500
|
PDF
|
PC84
Abstract: XC95108 PC84 84-Pin Plastic Leaded Chip Carrier PLCC
Text: XC95108 In-System Programmable CPLD June 1, 1996 Version 1.0 Preliminary Product Specification Features Power Management • • • • • Power dissipation can be reduced in the XC95108 by configuring macrocells to standard or low-power modes of operation. Unused macrocells are turned off to minimize
|
Original
|
XC95108
36V18
84-Pin
PQ100
100-Pin
TQ100
PQ160
PC84
PC84 84-Pin Plastic Leaded Chip Carrier PLCC
|
PDF
|
design a 4-bit arithmetic logic unit using xilinx
Abstract: XC7272A ALU 74 x3254
Text: XC7272A 72-Macrocell CMOS CPLD June 1, 1996 Version 1.0 Product Specification Features This additional ALU in each macrocell can generate any combinatorial function of two sums of products, and it can generate and propagate arithmetic-carry signals between
|
Original
|
XC7272A
72-Macrocell
68-Pin
84-Pin
design a 4-bit arithmetic logic unit using xilinx
XC7272A
ALU 74
x3254
|
PDF
|
XC9500
Abstract: XC95108
Text: XC95108 In-System Programmable CPLD October 28, 1997 Version 2.0 3* Product Specification Features Power Management • • • • • Power dissipation can be reduced in the XC95108 by configuring macrocells to standard or low-power modes of operation. Unused macrocells are turned off to minimize
|
Original
|
XC95108
36V18
PQ100
TQ100
PQ160
84-Pin
100-Pin
XC9500
|
PDF
|
PC84 84-Pin Plastic Leaded Chip Carrier
Abstract: XC9572 PC84 PC84 XC9500 XC9572 PC84 84-Pin Plastic Leaded Chip Carrier PLCC
Text: XC9572 In-System Programmable CPLD March, 1997 Version 1.1 Product Specification Features Description • 7.5 ns pin-to-pin logic delays on all pins • fCNT to 125 MHz • 72 macrocells with 1,600 usable gates • Up to 72 user I/O pins • 5 V in-system programmable (ISP)
|
Original
|
XC9572
36V18
84-Pin
PQ100
100-Pin
TQ100
XC9572
XC9572F
PQ100
PC84 84-Pin Plastic Leaded Chip Carrier
XC9572 PC84
PC84
XC9500
PC84 84-Pin Plastic Leaded Chip Carrier PLCC
|
PDF
|
XC9500
Abstract: XC95108
Text: XC95108 In-System Programmable CPLD March, 1997 Version 1.1 Product Specification Features Power Management • 7.5 ns pin-to-pin logic delays on all pins • fCNT to 125 MHz • 108 macrocells with 2400 usable gates • Up to 108 user I/O pins • 5 V in-system programmable (ISP)
|
Original
|
XC95108
36V18
84-Pin
100-Pin
160-Pin
XC95108
XC95108F
PQ100
TQ100
XC9500
|
PDF
|
XC9500
Abstract: XC95108 GSR 10,8
Text: 1 XC95108 In-System Programmable CPLD December 4, 1998 Version 3.0 1 1* Product Specification Features Power Management • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 125 MHz • • • 108 macrocells with 2400 usable gates Up to 108 user I/O pins
|
Original
|
XC95108
36V18
84-Pin
100-Pin
160-Pin
XC95108
PQ100
TQ100
PQ160
XC9500
GSR 10,8
|
PDF
|
Untitled
Abstract: No abstract text available
Text: flXIUNX XC9572 In-System Programmable CPLD October 28, 1997 Version 2.0 Product Specification Features Operating current for each design can be approximated for specific operating conditions using the following equation: • 7.5 ns pin-to-pin logic delays on all pins
|
OCR Scan
|
XC9572
36V18
PQ100
TQ100
44-Pin
84-Pin
100-Pin
XC9572
|
PDF
|
mchp
Abstract: XC9572 XC9572 PC84
Text: HXILINX XC9572 In-System Programmable CPLD October 28, 1997 Version 2.0 Product Specification Features Operating current for each design can be approximated for specific operating conditions using the following equation: • • 7.5 ns pin-to-pin logic delays on all pins
|
OCR Scan
|
XC9572
36V18
PQ100
TQ100
44-Pin
84-Pin
100-Pin
PQ100
TQ100
mchp
XC9572 PC84
|
PDF
|
Untitled
Abstract: No abstract text available
Text: XC7272A 72-Macrocell CMOS EPLD H XILIN X Product Specifications Features • Second-Generation High Density Programmable Logic Device • UV-erasable CMOS EPROM technology • 72 Macrocells, grouped into eight Function Blocks, interconnected by a programmable Universal
|
OCR Scan
|
XC7272A
72-Macrocell
68-Pin
84-Pin
XC7272A-20
|
PDF
|
XC9572
Abstract: No abstract text available
Text: flXIU N X XC9572 In-System Programmable CPLD December 4, 1998 Version 3.0 Product Specification Features Power Management • • 7.5 ns pin-to-pin logic delays on all pins fcN T 125 MHz • • • 72 macrocells with 1,600 usable gates Up to 72 user I/O pins
|
OCR Scan
|
XC9572
36V18
PQ100
TQ100
44-Pin
84-Pin
100-Pin
lndustrial-40
PQ100
|
PDF
|
Untitled
Abstract: No abstract text available
Text: XC7272A 72-Macrocell CMOS EPLD K X IL IN X Product Specifications Features The functional versatility of the traditional programmable logic array architecture is enhanced through additional gating and control functions available in an Arithmetic Logic Unit ALU in each Macrocell. Dedicated fast arith
|
OCR Scan
|
XC7272A
72-Macrocell
68-Pin
84-Pin
XC7272A-20
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: HXILINX XC95108 In-System Programmable CPLD June 1,1 9 9 6 Version 1.0 Preliminary Product Specification Features Power Management • • 7.5 ns pin-to-pin logic delays on all pins foNT to 125 MHz • • • 108 macrocells with 2400 usable gates Up to 108 user I/O pins
|
OCR Scan
|
XC95108
36V18
84-Pln
PQ100
100-Pin
TQ100
PQ160
160-Pin
PQ100
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HXILINX’ XC95108 In-System Programmable CPLD June 1, 1996 Version 1.0 Preliminary Product Specification Features Power Management • • 7.5 ns pin-to-pin logic delays on all pins fc N T t0 125 MHz • • • 108 macrocells with 2400 usable gates Up to 108 user I/O pins
|
OCR Scan
|
XC95108
36V18
84-Pin
PQ100
100-Pin
TQ100
PQ160
160-Pin
PQ100
|
PDF
|
xilinx pq100
Abstract: No abstract text available
Text: K xilinx XC95108 In-System Programmable CPLD Ju n e 1, 1996 V ersion 1.0 Preliminary Product Specification Features Power Management • • Power dissipation can be reduced in the XC95108 by con figuring macrocells to standard or low-power modes of operation. Unused macrocells are turned off to minimize
|
OCR Scan
|
XC95108
36V18
PQ100
TQ100
PQ160
84-Pin
100-Pin
160-Pin
PQ100
xilinx pq100
|
PDF
|
Untitled
Abstract: No abstract text available
Text: flX IU N X XC95106 In-System Programmable CPLD October 28, 1997 Version 2.0 Product Specification Features Power Management • 7.5 ns pin-to-pin logic delays on all pins • fcNT to ^2.5 MHz • • • 108 macrocells with 2400 usable gates Up to 108 user I/O pins
|
OCR Scan
|
XC95106
36V18
84-Pin
100-Pin
160-Pin
PQ100
TQ100
PQ160
XC95108
|
PDF
|
xilinx pq-160
Abstract: No abstract text available
Text: HXILINX XC95108 In-System Programmable CPLD October 2 8 ,1 9 9 7 Version 2.0 Product Specification Features Power Management • 7.5 ns pin-to-pin logic delays on all pins • fcNT to 125 MHz • • • 108 macrocells with 2400 usable gates Up to 108 user I/O pins
|
OCR Scan
|
XC95108
PQ100
TQ100
PQ160
84-Pln
100-Pin
160-Pin
xilinx pq-160
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HXILINX XC95108 In-System Programmable CPLD December 4, 1998 Version 3.0 Product Specification Features Power Management • • 7.5 ns pin-to-pin logic delays on all pins fcN T 125 MHz • • • 108 macrocells with 2400 usable gates Up to 108 user I/O pins
|
OCR Scan
|
XC95108
36V18
PQ100
TQ100
PQ160
84-Pin
100-Pin
160-Pin
PQ100
|
PDF
|
EPLD JEDEC MAPPING
Abstract: No abstract text available
Text: XC7272A 72-Macrocell CMOS EPLD £ xilinx Preliminary Product Specifications Features The functional versatility of the traditional programmable logic array architecture is enhanced through additional gating and control functions available in an Arithmetic
|
OCR Scan
|
XC7272A
72-Macrocell
eacPC84
84-Pin
XC7272A-20
EPLD JEDEC MAPPING
|
PDF
|
MC-41
Abstract: MC-5177 x328 XC7272A MC-65a MC3220 x3254 MC5177
Text: H XILIN X XC7272A 72-Macrocell CMOS CPLD June 1,1996 Version 1.0 Product Specification Features This additional ALU in each macrocell can generate any combinatorial function of two sums of products, and it can generate and propagate arithmetic-carry signals between
|
OCR Scan
|
XC7272A
72-Macrocell
84-pin
68-Pin
XC7272A
0Q0bb34
MC-41
MC-5177
x328
MC-65a
MC3220
x3254
MC5177
|
PDF
|
Untitled
Abstract: No abstract text available
Text: XII IMY XC7272 Proarar Programmable Logic Device AlLlrNA Preliminary Product Description F e a tu re s metic carry lines running directly between adjacent Macrocells and Function Blocks support fast adders, subtractors and comparators of any length up to 72 bits.
|
OCR Scan
|
XC7272
X1821
44-pin
68-pin
84-pin
|
PDF
|
xc9572
Abstract: PC84 84-Pin Plastic Leaded Chip Carrier
Text: flXILINX XC9572 In-System Programmable CPLD January, 1997 Version 1.0 Prelim inary Product Specification Features Description • • 7.5 ns pin-to-pin logic delays on all pins fCN-|-to 125 MHz • • • 72 m acrocells with 1,600 usable gates Up to 72 user I/O pins
|
OCR Scan
|
XC9572
36V18
84-Pin
PQ100
100-Pin
TQ100
TQ100
XC9572
PC84 84-Pin Plastic Leaded Chip Carrier
|
PDF
|
