MAX485 rx tx
Abstract: 74LCX245 DTR con3 MAX3245ECWI C4114 100U 1N914 AT62B pca8
Text: 5 4 3 2 1 TP1 +5V GND TP2 +5V DRV_RESET X1 ISA_AB_TEST J1 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 D C1 C2 C3 C4 100U_16V_ELECT .1U_1206 .1U_1206 .1U_1206 -PCIOW -PCIOR -PCIOW -PCIOR +5V C C5 .1U_1206 C6
|
Original
|
MAX3245ECWI
HSDL-2300
MAX485
XR16L651A
J17/2
J18/1
XR16L651A
MAX485 rx tx
74LCX245 DTR
con3
C4114
100U
1N914
AT62B
pca8
|
PDF
|
STP2003QFP
Abstract: STP2003PQFP MK48T59 100-4183-05 isa bus isa bus data sheet floppy controller pinout pci slot pinout tri state CS4231
Text: STP2003QFP August 2001 PCIO DATA SHEET PCI I/O Controller DESCRIPTION The PCIO chip is a high integration, high performance single chip IO subsystem connected to the PCI local bus. Using a single PCI bus load it integrates high speed Ethernet and EBus2. EBus2 is a generic slave DMA
|
Original
|
STP2003QFP
208-Pin
STP2003PQFP
STP2003QFP
STP2003PQFP
MK48T59
100-4183-05
isa bus
isa bus data sheet
floppy controller pinout
pci slot pinout
tri state
CS4231
|
PDF
|
J1033
Abstract: 74LCX245A J21-12 J631 IOW56 1N914 AT62B TP10 PCA9 LT1086cm
Text: 5 4 3 2 1 DRV_RESET +5V 1 CON_AT62B J1 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 1 TP2 1 TP1 10_16V_ELECT .01_1206 C11 .1_1206 C10 C9 D -PCIOW -PCIOR -PCIOW -PCIOR 1 1 TP5 +5V +5V TP6 .10_1206 C16 .1_1206
|
Original
|
AT62B
IRQ622p
J20-1
XR68C92/XR88C92
J1033
74LCX245A
J21-12
J631
IOW56
1N914
AT62B
TP10
PCA9
LT1086cm
|
PDF
|
Arcom Control Systems
Abstract: arcom J557 opto-isolated control EN50081-1 EN50082-1 LK11
Text: J557 PCIO8 2192-09070-000-000 PCIO8 8-bit ISA bus add-on board with 8 opto-isolated digital inputs and 8 opto-isolated digital outputs Preface Packing List This product is shipped as follows: Board User Manual Utility Disk PCbus Library Datasheet
|
Original
|
EXAMP-01
ECO2460]
ECO2466]
ECO2468,
ECO2695]
ECO2684]
Arcom Control Systems
arcom
J557
opto-isolated control
EN50081-1
EN50082-1
LK11
|
PDF
|
68C92
Abstract: 147464 TP671 tx2/rx2 1N914 AT62B TP10 74LCX245A U726 tp141
Text: 5 4 3 2 1 DRV_RESET +5V 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 1 10_16V_ELECT .01_1206 C11 .1_1206 C10 C9 D -PCIOW -PCIOR -PCIOW -PCIOR 1 TP6 1 1 1 TP5 +5V +5V GND 10_16V_ELECT .10_1206 C16 .1_1206 C15
|
Original
|
AT62B
XR68C92/XR88C92
68C92
147464
TP671
tx2/rx2
1N914
AT62B
TP10
74LCX245A
U726
tp141
|
PDF
|
Hitachi DSA0084
Abstract: No abstract text available
Text: MD3 MD2 MD1 MD0 NMI EXTAL XTAL PLLVcL PLLCAP PLLVss FWP * VcL VcL Vcc Vcc Vcc Vss Vss Vss Vss AVcc AVcc AVss AVss PB3/IRQ1/POE1 PB2/IRQ0/POE0 PB5/IRQ3/POE3 PB4/IRQ2/POE2 PA1/POE1/TXD2 PA0/POE0/RXD2 PA3/POE4/RXD3 PA2/IRQ0/PCIO/SCK2 PA5/IRQ1/POE6/SCK3 PA4/POE5/TXD3
|
Original
|
PA11/ADTRG/SCK3
PA10/SCK2
PA13/POE4
PA14/POE5
PA15/POE6
PA12/UBCTRG
kbytes/64
PE12/TIOC4A
PE11/TIOC3D
PE10/TIOC3C/TXD2/WRL
Hitachi DSA0084
|
PDF
|
MK48T59
Abstract: STP2003QFP sf3a floppy controller pinout pci slot pinout tri state 16C550 CS4231 P1284 PC87303
Text: 802-7836.frm Page 1 Monday, August 25, 1997 2:50 PM STP2003QFP July 1997 PCIO DATA SHEET PCI I/O Controller DESCRIPTION The PCIO [1] chip is a high integration, high performance single chip IO subsystem connected to the PCI Local Bus. Using a single PCI bus load it integrates high speed Ethernet and EBus2. EBus2 is a generic slave DMA bus Pseudo-ISA
|
Original
|
STP2003QFP
DT06551)
208-Pin
STP2003PQFP
MK48T59
STP2003QFP
sf3a
floppy controller pinout
pci slot pinout
tri state
16C550
CS4231
P1284
PC87303
|
PDF
|
74HC7046A
Abstract: No abstract text available
Text: New Data CD54/74HC7046A CD54/74HCT7046A pciouT Old PC2QUT •2CS-41204 FUNCTIONAL DIAGRAM File Number 1 9 2 0 Phase-Locked Loop with VCO And Lock Detector Type Feature«: • Center frequency of 18 MHz fyp. at Vcc = 5 V • Choice o f two phase comparators:
|
OCR Scan
|
CD54/74HC7046A
CD54/74HCT7046A
RCA-CD54/74HC7046A
CD54/74HCT7046A
74HC7046A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE MICRON 32 M EGx64 I SDRAM DIMM MT16LSDT3264A SYNCHRONOUS DRAM MODULE For the latest full-length data sheet, please refer to the Micron Web site: www.micron.com /m ti/m sp/htm l/ datasheet.html FEATURES PIN ASSIGNMENT Front View • PCIOO-compliant; includes CON CURREN T AUTO
|
OCR Scan
|
168-pin,
096-cycle
168-PIN
|
PDF
|
26DQ3
Abstract: No abstract text available
Text: ADVANCE MICRON 32 M EGx72 I SDRAM DIMM MT18LSDT3272A SYNCHRONOUS DRAM MODULE For the latest full-length data sheet, please refer to the Micron Web site: www.micron.com/mti/msp/html/ datasheet.html FEATURES PIN ASSIGNMENT Front View 168-Pin DIMM (H-24) • PCIOO-compliant; includes CONCURRENT AUTO
|
OCR Scan
|
168-pin,
256MB
096-cycle
168-PIN
26DQ3
|
PDF
|
CL-GD5434
Abstract: cr3c CR3D POS102 cr37
Text: CL-GD543X/ '4X rCIRRUS LOGIC Alpine Family VGA GUI Accelerators 6. CL-GD543X/ 4X REGISTERS External/General Registers Abbreviation Register Name POS94 POS102 VSSM VSSM MISC MISC FC FC FEAT STAT 3C6 3C7 3C7 3C8 3C9 PCIOO PCI04 PCI04 PCI08 PCI10 PCI14 PC 130
|
OCR Scan
|
CL-GD543X/
CL-GD543X/
POS94
POS102
PCI04
PCI08
PCI10
PCI14
CL-GD5434
cr3c
CR3D
cr37
|
PDF
|
"LCK"
Abstract: No abstract text available
Text: PRELIMINARY 16 MEG: x16 SDRAM MICRON I TKtHOLMTT, INC. SYNCHRONOUS DRAM MT48LC1M16A1 S - 51 2K x 16 x 2 banks FEATURES • PCIOO-compliant functionality • Fully synchronous; all signals registered on positive edge of system clock • In tern al p ip elin ed operation; colum n ad d ress can be
|
OCR Scan
|
MT48LC1M16A1
048-cycle
096-cycle
"LCK"
|
PDF
|
micron SDRAM SPD table
Abstract: No abstract text available
Text: ADVANCE SYNCHRONOUS DRAM MODULE MT9LSDT1672A, MT18LSDT3272A For the latest data sheet please refer to the Micron Web site: www.micronxomfmtifmsp/htmHdatasheethtm! FEATURES PIN ASSIGNM ENT Front V iew 168-Pin DIMM • PC 133- and PCIOO-compliant • JEDEC-standard 168-pin, dual in -lin e m em ory
|
OCR Scan
|
MT9LSDT1672A,
MT18LSDT3272A
PC133-
168-pin,
128MB
256MB
168-PIN
128MB)
256MB)
micron SDRAM SPD table
|
PDF
|
Untitled
Abstract: No abstract text available
Text: A D VA N CE 16, 32 MEG X 72 SDRAM DIMMs MICRON' I TECHNOLOGY, INC. SYNCHRONOUS DRAM MODULE MT9LSDT1672A, MT18LSDT3272A For the latest data sheet, please refer to the Micron Web site: www.micron.com/mti/msp/html/datasheet.html FEATURES • PC133- and PCIOO-compliant
|
OCR Scan
|
MT9LSDT1672A,
MT18LSDT3272A
PC133-
168-pin,
128MB
256MB
168-PIN
128MB)
256MB)
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: 4 2 3 1 ? $ ï e NOTE TT 1 m MATING COUNTER PART NUMBER AND DIMENSIONS CD * — 1 ¿: . AFTER MAT ING «5EE TABLE 1. - Wt-â-*'f‘& 5 I ftJ mm x A # (mm) OlrENSIONS ATTER MATINS • NIOCCm ) x pCIOHT» N a I Ü HaTInÔ COUNTER ¿ÔnN = A & & POST HDR A S S ' Y
|
OCR Scan
|
x-353481-X
178347-X
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE 128 MEG: x4, x8, x16 SDRAM MICRON I TECHNOLOGY, INC. SYNCHRONOUS DRAM MT48LC32M4A1 /A2 - 8 Meg x 4 x 4 banks MT48LC16M8A1 /A2 -4 Meg x 8 x 4 banks MT48LC8M16A1/A2 -2 Meg x 16 x 4 banks FEATURES • PCIOO-compliant, includes CONCURRENT AUTO PRECHARGE
|
OCR Scan
|
MT48LC32M4A1
MT48LC16M8A1
MT48LC8M16A1/A2
096-cycle,
54-PIN
|
PDF
|
STP2003QFP
Abstract: ATM622-S STP2012 ATM 814
Text: ASICs STP2003QFP: PCIO Peripheral Component Interconnect I/O D
|
OCR Scan
|
STP2003QFP:
STP2003QFP
ATM622-S
STP2012
ATM 814
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 64 M E G :X 4e X nnX A M MICRON I TECHNOLOGY, INC. Q ^ ^ jy j MT48LC16M4A1 /A2 -4 Meg x 4 x 4 banks MT48LC8M8A1/A2 - 2 Meg x 8 x 4 banks MT48LC4M16A1/A2 -1 Meg x 16 x 4 banks SYNCHRONOUS DRAM FEATURES • PCIOO-compliant, includes CONCURRENT AUTO PRECHARGE
|
OCR Scan
|
MT48LC16M4A1
MT48LC8M8A1/A2
MT48LC4M16A1/A2
096-cycle,
54-PIN
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PR E LI M IN A R Y 16 MEG X 64 SDRA M DI MMs MICRON I 8, TECHNOLOGY, INC. SYNCHRONOUS DRAM M O D U L E MT8LSDT864A MT16LSDT1664A FEATURES PIN A S S I G N M E N T Front View * PCIO O -com pliant, in clu d es co n cu rren t A u to P rech arg e * JE D E C -stan d ard 168-p in, dual in-line m em o ry m od u le
|
OCR Scan
|
168-p
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE MICRON 32 M EGx72 I SDRAM DIMM MT18LSDT3272A SYNCHRONOUS DRAM MODULE For the latest full-length data sheet, please refer to the Micron Web site: www.micron.com/mti/msp/html/ datasheet, html FEATURES PIN ASSIGNMENT Front View 168-Pin DIMM (H-24) • PCIOO-compliant; includes CONCURRENT AUTO
|
OCR Scan
|
168-pin,
256MB
096-cycle
168-PIN
|
PDF
|
LB 124 d
Abstract: No abstract text available
Text: ADVANCE MICRON 32 M EGx64 I SDRAM DIMM MT16LSDT3264A SYNCHRONOUS DRAM MODULE For the latest full-length data sheet, please refer to the Micron Web site: www.micron.com/mti/msp/html/ datasheet.html FEATURES PIN ASSIGNMENT Front View • PCIOO-compliant; includes CONCURRENT AUTO
|
OCR Scan
|
168-pin,
256MB
096-cycle
168-PIN
LB 124 d
|
PDF
|
MK48T59
Abstract: STP2003QFP FLOPPY pinout 24 82077COMPATIBLE sun sparc pinout
Text: S un M ic r o ele c t r o n ic s July 1997 PCIO DATA SHEET PCI I/O Controller D e s c r ip t io n The PC IO 111 chip is a high integration, high performance single chip IO subsystem connected to the PCI Local Bus. Using a single PCI bus load it integrates high speed Ethernet and EBus2. EBus2 is a generic slave DMA
|
OCR Scan
|
STP2003QFP
DT06551)
208-Pin
MK48T59
FLOPPY pinout 24
82077COMPATIBLE
sun sparc pinout
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE MICRON1 32 M EGx64 I SDRAM DIMM SYNCHRONOUS DRAM MODULE M T 1 6 L S D T 3 2 6 4 A For the latest data sheet revisions, please refer to the Micron Web site: www.micron.com/mti/msp/html/datasheet.html FEATURES PIN ASSIGNMENT Front View PCIOO-compliant; includes CONCURRENT AUTO
|
OCR Scan
|
168-pin,
256MB
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY MICRON I 8, 16 MEG X 72 SDRAM DIMMs TECHNOLOGY, INC. SYNCHRONOUS DRAM MODULE MT9LSDT872A MT18LSDT1672A FEATURES • PCIOO-compliant, includes concurrent Auto Precharge • JEDEC-standard 168-pin, dual in-line memory module DIMM • Nonbuffered
|
OCR Scan
|
MT9LSDT872A
MT18LSDT1672A
168-pin,
MT9LSDT872A]
128MB
MT18LSDT1672A]
168-PIN
128MB
|
PDF
|
