Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PHL 032 Search Results

    SF Impression Pixel

    PHL 032 Price and Stock

    Hirschmann Electronics GmbH & Co Kg BRS40-8TX/4SFP-HL

    Unmanaged Ethernet Switches BRS40-8TX/4SFP-HL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics BRS40-8TX/4SFP-HL
    • 1 $2870.71
    • 10 $2870.71
    • 100 $2870.71
    • 1000 $2870.71
    • 10000 $2870.71
    Get Quote

    PHL 032 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: ICS9112-27 Integrated Circuit Systems, Inc. Low Skew PCI / PCI-X Buffer General Description Features The ICS9112-27 is a high performance, low skew, low jitter PCI / PCI-X clock driver. It is designed to distribute high speed signals in PCI / PCI-X applications operating at


    Original
    ICS9112-27 ICS9112-27 MO-153 9112yG-27LF-T 0055Gâ PDF

    ICS9112AG-27

    Abstract: ICS9112-27 ICS9112A
    Text: ICS9112-27 Integrated Circuit Systems, Inc. Low Skew PCI / PCI-X Buffer General Description Features The ICS9112-27 is a high performance, low skew, low jitter PCI / PCI-X clock driver. It is designed to distribute high speed signals in PCI / PCI-X applications operating at


    Original
    ICS9112-27 ICS9112-27 MS-01 9112yM-27LF-T 0055G--04/26/05 ICS9112AG-27 ICS9112A PDF

    Untitled

    Abstract: No abstract text available
    Text: ICS9112-27 Low Skew PCI / PCI-X Buffer General Description Features The ICS9112-27 is a high performance, low skew, low jitter PCI / PCI-X clock driver. It is designed to distribute high speed signals in PCI / PCI-X applications operating at speeds from 0 to 140 MHz.


    Original
    ICS9112-27 ICS9112-27 MS-01 9112AM-27LF-T 0055Hâ PDF

    Untitled

    Abstract: No abstract text available
    Text: ICS9112-27 Low Skew PCI / PCI-X Buffer General Description Features The ICS9112-27 is a high performance, low skew, low jitter PCI / PCI-X clock driver. It is designed to distribute high speed signals in PCI / PCI-X applications operating at speeds from 0 to 140 MHz.


    Original
    ICS9112-27 ICS9112-27 MS-01 9112AM-27LF-T 0055Hâ PDF

    ICS9112A

    Abstract: No abstract text available
    Text: ICS9112-27 Integrated Circuit Systems, Inc. Low Skew PCI / PCI-X Buffer General Description Features The ICS9112-27 is a high performance, low skew, low jitter PCI / PCI-X clock driver. It is designed to distribute high speed signals in PCI / PCI-X applications operating at


    Original
    ICS9112-27 ICS9112-27 MS-01 9112yM-27LF-T 0055G--04/26/05 ICS9112A PDF

    74ACT11181

    Abstract: No abstract text available
    Text: 74ACT11181 ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR SCAS086 - D32Q0, OCTOBER 1989 - REVISED APRIL 1993 • ■ I ■ I * Inputs Are TTL-Voltage Compatible * New Flow>Through Architecture Optimizes PCB Layout * Center-Pin V ^c and GND Configurations Minimize High-Speed Switching Noise


    OCR Scan
    74ACT11181 SCAS086 D32Q0, 500-mA 00T4455 74ACT11181 PDF

    74F11

    Abstract: No abstract text available
    Text: Philips Semlconductors-Slgnetics D ocum ent No. 853-0329 E CN No. 97683 D ate of issue Septem ber 2 0 ,1 9 8 9 Status Product Specification FAST 74F10, 74F11 Gates 74F10 Triple 3-lnput NAND Gate 74F11 Triple 3-lnput AND Gate FAST Products TYPICAL PROPAGATION


    OCR Scan
    74F10, 74F11 74F10 74F11 N74F10N, N74F11N N74F10D, N74F11D PDF

    74ACT11181

    Abstract: No abstract text available
    Text: I 31E D TEXAS INSTR LOGIC • ^(31723 DQflflbS? fi ■ T I I 3 54ACT11181, 74ACT11181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS T-MQ-I/-00 TI0183— D3200, OCTO BER 1989—REVISED M AR C H 1990- 54ACT11fS1 . . . JT PACKAGE 74A C T 11181 . . . DW O R NT PACKAGE


    OCR Scan
    54ACT11181, 74ACT11181 T-MQ-I/-00 TI0183â D3200, 54ACT11fS1 500-mA 74ACT11181 PDF

    74HCT192

    Abstract: No abstract text available
    Text: January 1988 Semiconductor MM54HCT192/MM74HCT192 Synchronous Decade Up/Down Counters General Description T hese high speed synchronous counters utilize advanced silicon-gate C M OS te ch n olo gy to achieve th e high noise im ­ m unity and low pow e r consum ption o f C M OS technology,


    OCR Scan
    MM54HCT192/MM74HCT192 74HCT192 PDF

    TSC500

    Abstract: 324 EZ 948 BU221 bf063 ST EZ 728 358 ez 802 bfs 417 130 nm CMOS standard cell library ST BF080 bf068
    Text: TSC500 SERIES 1-pm CMOS STANDARD CELLS RELEASE 1.2, APRIL 1989 • High-Performance, 1-pin EPIC CMOS Efficiently Achieves System-Level Designs BOND PAD COMPILER RAM MSI FUNCTION • TSC500 Library Includes Macros for - Static RAMs, Register Files - First-In First-Out Memories


    OCR Scan
    TSC500 64-mA TP000LJ TP006LJ TP008LJ TP009LJ TP010LJ 324 EZ 948 BU221 bf063 ST EZ 728 358 ez 802 bfs 417 130 nm CMOS standard cell library ST BF080 bf068 PDF

    Untitled

    Abstract: No abstract text available
    Text: ‘ÄV * P54/74FCT3157C/D P54/74FCT3158C/D 3.3 VOLT DATA SELECTOR/MULTIPLEXER EATURES I Function and Drive Compatible with the Fastest TTL Logic I Inputs and Outputs Interface with TTL Logic Levels I 3.3V ± 0.2V Power Supply and CMOS for Lowest Power Dissipation


    OCR Scan
    P54/74FCT3157C/D P54/74FCT3158C/D FCT3157 P54/74FCT3157C/D-- P54/74FCT3158C/D MIL-STD-883 AE1744 PDF

    Untitled

    Abstract: No abstract text available
    Text: P54/74FCT833A/B P54/74PCT833A/B FAST CMOS PARITY BUS TRANSCEIVER - FEATURES • Function, Pinout, and Drive Compatible with the FCT and F Logic


    OCR Scan
    P54/74FCT833A/B P54/74PCT833A/B) MIL-STD-883, PDF

    bb 9790 schematic diagram

    Abstract: DIGITAL GATE EMULATOR USING 8085 TDA 1006 equivalents ami equivalent gates verilog code motor 04S75 M6845 TDB 2915 KM AMI8G34S AMI8G28S
    Text: Libraiy Characteristics AMERICAN MICROSYSTEMS INC. AMI8G 0.8 micron CMOS Gale Array AMI’s “AMI8Gx” series of 0.8|im gate arrays exploits a proprietary power grid and track routing architecture on a compact, channelless, sea-of-gates design to provide one


    OCR Scan
    32-bits. MG65C02, MG29C01, MG29C10, MG80C85, MG82Cxx, MGMC51 Q172SÖ AMI86 DD17SbD bb 9790 schematic diagram DIGITAL GATE EMULATOR USING 8085 TDA 1006 equivalents ami equivalent gates verilog code motor 04S75 M6845 TDB 2915 KM AMI8G34S AMI8G28S PDF

    information applikation

    Abstract: DL193D information applikation mikroelektronik Mikroelektronik Information Applikation mikroelektronik Heft 12 "Mikroelektronik" Heft mikroelektronik applikation VEB mikroelektronik applikation heft DL192D
    Text: [ H n in k ^ t M E le l- c f a n a n il- c Information Applikatiùn Auf ein Wort: Werte Nutzer dieser Applikations-Hefte! Das Tempo der Entwicklung in der Mikroelektronik erfordert, ständig neue Informationen über Bauelemente und ihre mögliche Anwendung


    OCR Scan
    PDF

    74als873

    Abstract: 202CB J1231
    Text: SN74ALS873B, SN74AS873A, SN54ALS873B, SN54AS873 DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS 02661, APRIL 1982 - REVISED MAY 1989 > SNS4ALSB73B, S N S 4 A 8 8 7 3 . . . JT PACKAGE S N 74A LS 873B . 8 N 74 A S B 7 3 . . . D W OR NT PACKAGE 3-State Buffer-Type Outputs Drive Bus-Llnas


    OCR Scan
    SN74ALS873B, SN74AS873A, SN54ALS873B, SN54AS873 ALS880A AS880 300-mil SNS4ALSB73B, 74als873 202CB J1231 PDF

    ST TX01

    Abstract: No abstract text available
    Text: SN7SALS085 LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER 03279, APHIL 1989 Compatible with IOS 8802.3:1989 and ANSI/IEEE Std 802.3-1988 Interdevice Loop-Back Paths for System Tasting Squelch Function Implemented on the Receiver Inputs DUAL-IN-LINE PACKAGE


    OCR Scan
    SN7SALS085 78-ii L00P1 SN75ALS085 ST TX01 PDF

    74F10

    Abstract: 74F11 n74f10 N74F10D N74F10N N74F11D N74F11N
    Text: Philips Semiconductors-SigneHcs Document No. 853-0329 ECN No. 97683 Date o f issue September 2 0 ,1 98 9 Status Product Specification FAST 74F10, 74F11 Gates 74F10 Triple 3-Input NAND Gate 74F11 Triple 3-Input AND Gate FAST Products TYPE TYPICAL PROPAGATION


    OCR Scan
    74F10, 74F11 74F10 14-Pin N74F10N, N74F11N n74f10 N74F10D N74F10N N74F11D PDF

    434 289

    Abstract: 54175 S085 54151 gen 24lJ IPI04LJ NA220 DTB20
    Text: TGC100M MILITARY SERIES 1-/im CMOS GATE ARRAYS Release 2.0, A PR IL 1989 * AC PERFORMANCE TEST STRUCTURE Fully Characterized for M ilitary Applications — Product Fully Compliant w ith the Requirements of M IL -S T D -883 Paragraph 1.2.1 Is Available — Production Processing Is in Accordance


    OCR Scan
    TGC100M 0010LJ LH110LJ 434 289 54175 S085 54151 gen 24lJ IPI04LJ NA220 DTB20 PDF

    pin diagram of ic 7489

    Abstract: pin diagram of RAM IC 7489 7489N ram 7489 ic 7489 7489 logic diagram 7489 ic pin diagram 7489 5489j 7489
    Text: Am3101-1Am54/7489-1 Am3101 Am54/7489 Schottky 64-B it Write Transparent Bipolar RAM DISTINCTIVE CHARACTERISTICS FUNCTIONAL DESCRIPTION • Fully decoded 16-word x 4-bit Low-power write transparent Schottky RAMs • Fast “ - 1 ” Version: Address access time 35ns


    OCR Scan
    Am3101-1 Am54/7489-1 Am3101 Am54/7489 16-word Am3101-1/3101 Am54/7489-1/Am 64-bit D-16-1 pin diagram of ic 7489 pin diagram of RAM IC 7489 7489N ram 7489 ic 7489 7489 logic diagram 7489 ic pin diagram 7489 5489j 7489 PDF

    Untitled

    Abstract: No abstract text available
    Text: a F in a l Am2964B Advanced Micro Devices Dynamic Memory Controller DISTINCTIVE CHARACTERISTICS • • • Dynamic Memory Controller for 16K and 64K MOS dynamic RAMs 8 -Bit Refresh Counter for refresh address generation, has clear input and terminal count output


    OCR Scan
    Am2964B PDF

    Untitled

    Abstract: No abstract text available
    Text: MOTOROLA MC14562B CMOS LSI 128-BIT STATIC SHIFT REGISTER LOW-POWER C O M P L E M E N T A R Y MO S T h e M C 1 4 5 6 2 8 is a 128-bit static shift register constructed w ith M O S P-channel and N-channel enhancem ent mode devices in a single m onolithic structure. D ata is clocked tn and out o f the shift register


    OCR Scan
    MC14562B 128-BIT PDF

    Untitled

    Abstract: No abstract text available
    Text: JUN 1 5 1992 P54/74FCT853A/B P54/74PCT853A/B FAST CMOS PARITY BUS TRANSCEIVER FEATURES • Function, Pinout, and Drive Compatible with the FCT and F Logic Inputs and Outputs Interface Directly with TTL, NMOS, and CMOS Devices ■ FCT-B speed at 7.0ns max. (Com'l)


    OCR Scan
    P54/74FCT853A/B P54/74PCT853A/B) MIL-STD-883, AE1823-2 PDF

    LS249

    Abstract: No abstract text available
    Text: General Description The ’LS249 has active HIGH open-collector outputs and in­ corporates the Lamp Test and BI/HBO inputs. Additionally, the ’LS249 will light the top bar segment a for numeral 6 and the bottom bar (segment d) for numeral 9. Connection Diagram


    OCR Scan
    DM74LS249 LS249 bS011S2 PDF

    Untitled

    Abstract: No abstract text available
    Text: JU N 1 5 1992 P54/74FCT139/A/C P54/74PCT139/A/C HIGH -SPEED DUAL 1-OF-4 DECO DER 7 $ -


    OCR Scan
    P54/74FCT139/A/C P54/74PCT139/A/C) MIL-STD-883, AE18104 PDF