ma10c
Abstract: No abstract text available
Text: Oec î j n MOSEL MS400 486SX / 486DX Single Chip AT SEPTEMBER 1991 PRELIMINARY FEATURES DESCRIPTION • Direct Interface to 486SX/487SX or 486DX at speeds from 20-33MHz The MS400 is a highly integrated single chip AT optimized specifically for 486 CPUs. Emphasis has
|
OCR Scan
|
PDF
|
MS400
486SX
486DX
486SX/487SX
20-33MHz
MS400
MS441/3
ma10c
|
Untitled
Abstract: No abstract text available
Text: 5^E basassi D gdoitgö tt? •■uovi MOSEL MS443 Jntelligent Dual Port Burst Memory PRELIMINARY MOSEL-VITELIC DESCRIPTION FEATURES High Performance Intelligent Memory optimized for fast burst read and burst write operations Compatible with the MOSEL MS441 Concurrent Write
|
OCR Scan
|
PDF
|
MS443
MS443
MS441
PID071
|
MS6265-10PC
Abstract: MS6265-10NC IT920
Text: MOSEL MS6265 8K x 8 Slow Speed CMOS Static RAM Ultra Low Data Retention Current FEATURES DESCRIPTION • Available in 100 ns Max. The MOSEL MS6265 is a slow speed, very low data retention current, 64K bit static RAM, organized as 8192 x 8. The MS6265LL is designed to operate over industrial
|
OCR Scan
|
PDF
|
MS6265
220mW
MS6265
MS6265LL
500mV
MS6265-10NC
P28-3
MS626S-10FC
S28-4
MS6265-10PC
IT920
|
Untitled
Abstract: No abstract text available
Text: FEATURES DESCRIPTION • Fast Access Times: *20/25/35 ns The MS621002 is a high speed 1M-bit static RAM organ ized as 256K x 4. Fully static in operation, the Chip Enable E reduces power to the chip when HIGH. Standby power drops to its lowest level (lSB1) when E is
|
OCR Scan
|
PDF
|
400-Mil
MS621002
ID077
MS621002
MS621002-20EC
MS621002-20KC
MS621002-25EC
MS621002-25KC
MS621002-35EC
|
Untitled
Abstract: No abstract text available
Text: MOSEL / — MS62253A 64K x 4 CMOS Static RAM ^ FEATURES DESCRIPTION • Fast Access Times: 20/25 ns The MS62253A is a very high speed 256K-bit static RAM organized as 64K x 4. Fully static in operation. Chip Enable E reduces power to the chip when inactive
|
OCR Scan
|
PDF
|
MS62253A
MS62253A
256K-bit
200mV
MS62253A-20NC
MS62253A-20RC
MS62253A-25NC
NIS62253A-25RC
P28-7
R28-1
|
Untitled
Abstract: No abstract text available
Text: MOSEL MS621002 PRELIMINARY 256K x 4 CMOS Static RAM DESCRIPTION FEATURES The MS621002 is a high speed 1M-bit static RAM organizedas 256K x 4. Fully static in operation, the Chip Enable E reduces power to the chip when HIGH. Standby power drops to its lowest level (lSB1) when E is
|
OCR Scan
|
PDF
|
MS621002
MS621002
400-Mil
PID077
E28-1
621002-20K
K28-1
|
Untitled
Abstract: No abstract text available
Text: MOSEL MS62251A PRELIMINARY 256K x 1 CMOS Static RAM DESCRIPTION FEATURES The MS62251A is a high speed 262,144 bit static RAM organized as 256K x 1. Fully static in operation, the Chip Enable E reduces power to the chip when HIGH. Standby power drops to its lowest level (lSB1) when E is
|
OCR Scan
|
PDF
|
MS62251A
MS62251A
300-Mil
PID075
MS62251A-25NC
P24-2
MS62251A-25RC
R24-1
|
Untitled
Abstract: No abstract text available
Text: MOSEL MS400 486SX / 486DX Single Chip AT PRELIMINARY FEATURES DESCRIPTION • Direct Interface to 486SX/487SX or 486DX at speeds from 20-33MHZ The MS400 is a highly integrated single chip AT opti mized specifically for 486 CPUs. Emphasis has been placed on the cost reduction requirements of 486SX
|
OCR Scan
|
PDF
|
MS400
486SX
486DX
486SX/487SX
20-33MHZ
MS400
486SX
MS441/3
|
2943666671
Abstract: fr014 l289 FR2 material data sheet BEAD, WOUND FERRITE, 2943666671 FRQ24 FRQ05 fr024 Video cvbs 656 act ddr2 he ntc
Text: ADVANCE INFORMA TION KS0123 Data Sheet MULTIMEDIA VIDEO DIGITAL VIDEO ENCODER The KS0123 multi-standard video encoder converts CCIR 656 8-bit multiplexed digital component video into analog baseband signals. It outputs composite video CVBS and S-Video simultaneously at three analog output pins.
|
OCR Scan
|
PDF
|
KS0123
2943666671
fr014
l289
FR2 material data sheet
BEAD, WOUND FERRITE, 2943666671
FRQ24
FRQ05
fr024
Video cvbs 656
act ddr2 he ntc
|
Untitled
Abstract: No abstract text available
Text: MS61342 FEBRUARY 1992 4K x 8 CMOS Dual Port SRAM FEATURES DESCRIPTION • The MOSEL MS61342 is a 32,768 bit dual port static random access memory organized as 4,096 words by 8 bits allowing each port to independently access any location in memory. A busy flag provides arbitration
|
OCR Scan
|
PDF
|
MS61342
MS61342
52-pin
325mW
61342-45JC
52-Pin
61342I
61342-70JC
|
Untitled
Abstract: No abstract text available
Text: MOSEL MS62253A PRELIMINARY 64K x 4 CMOS Static RAM FEATURES DESCRIPTION Fast Access Times: 20/25 ns The MS62253A is a very high speed 256K-bit static RAM organized as 64K x 4. Fully static in operation. Chip Enable E reduces power to the chip when inactive
|
OCR Scan
|
PDF
|
MS62253A
MS62253A
256K-bit
28-Pin,
300-MIL
MS62253A-20NC
P28-7
MS62253A-20RC
|
Untitled
Abstract: No abstract text available
Text: MOSEL MS6265 8K x 8 Slow Speed CMOS Static RAM Ultra Low Data Retention Current FEATURES DESCRIPTION • Available in 100 ns M ax. Th e M O S E L M S 6 2 6 5 is a slow speed, very low data retention current, 6 4 K bit static R A M , organized as 8 1 9 2 x
|
OCR Scan
|
PDF
|
MS6265
S6265
500mV
MS6265-10NC
P28-3
MS6265-10FC
S28-4
MS6265-10PC
P28-6
MS6265-10PI
|
Untitled
Abstract: No abstract text available
Text: MOSEL MS62252A 64K x 4 CMOS Static RAM PRELIMINARY FEATURES DESCRIPTION • The MS62252A is a high speed 262,144 bit static RAM organized as 64K x 4. Fully static in operation, the Chip Enable E reduces power to the chip when HIGH. Standby power (lSB1) drops to its lowest level when E is
|
OCR Scan
|
PDF
|
MS62252A
MS62252A
300-Mil
PID076
MS62252A-25NC
P24-2
MS62252A-25RC
R24-1
|
Untitled
Abstract: No abstract text available
Text: 5ME T> • t.3S33^1 0 D D 1 3 5 3 217 ■ M O V I MOSEL _ M S 6 2 1 0 0 2 PRELIMINARY 256K x 4 CMOS Static RAM MOSEL-VITELIC FEATURES DESCRIPTION • Fast Access Tim es: *20/25/35 ns • Space Saving 400-M il DIP • High Density 400-M il SOJ •
|
OCR Scan
|
PDF
|
400-M
S621002
PID077
000135q"
MS621002_
MS621002-20EC
E28-1*
MS621002-20KC
K28-1
|
|
486 system bus
Abstract: cache controller bus architecture 80386 weitek 4167 80386 cache architecture of 80486 MS441 MS443 386 chip set bus ARCHITECTURE OF 80386 data bus, control bus
Text: MOSEL MS441 Cache Controller PRELIMINARY SimulCache chipset FEATURES DESCRIPTION • High Performance Cache Controller optimized for 486 Secondary cache or 386 Primary cache applications • Integrates two 386/486 bus controllers in combination with Dual Port Burst Memories for Concurrent Write
|
OCR Scan
|
PDF
|
MS441
MS443
PID070A
486 system bus
cache controller
bus architecture 80386
weitek 4167
80386 cache
architecture of 80486
386 chip set
bus ARCHITECTURE OF 80386 data bus, control bus
|
K321
Abstract: MS621008-20EC MS621008-20KC MS621008-25EC MS621008-35EC
Text: MOSEL MS621008 P R E L IM IN A R Y 128K x 8 CMOS Static RAM FEATURES DESCRIPTION F a st A c c e s s T im e s : *2 0 /2 5 /3 5 ns T h e M S 6 2 1 0 0 8 is a high s p e e d 1 M -b it s ta tic R AM o rg a n iz e d a s 12 8 K x 8. F u lly s ta tic in o p e ra tio n , th e C hip
|
OCR Scan
|
PDF
|
MS621008
400-Mil
MS621008
PID078
MS621008-20EC
E32-1*
MS621008-25EC
K321
MS621008-20KC
MS621008-35EC
|
MS62252A-25NC
Abstract: MS62252A-25RC MS62252A-35NC MS62252A-35RC MS62252A-45NC PID076
Text: MOSEL MS62252A PRELIMINARY 64K x 4 CMOS Static RAM FEATURES DESCRIPTION • The M S62252A is a high speed 262,144 bit static RAM o rg a n iz e d ^ 64K x 4. Fully static in operation, the Chip Enable E reduces power to the chip when HIGH. Standby power (lSB1) drops to its lowest level when E is
|
OCR Scan
|
PDF
|
MS62252A
300-Mil
MS62252A
PID076
MS62252A-25NC
P24-2
MS62252A-25RC
R24-1
MS62252A-35NC
MS62252A-35RC
MS62252A-45NC
|
Untitled
Abstract: No abstract text available
Text: MOSEL S62251A PRELIMINARY 256K FEATURES The MS62251A is a high speed 262,144 bit static RAM organized as 256K x 1. Fully static in operation, the Chip Enable E reduces power to the chip when HIGH. Standby power drops to its lowest level (lSBI) when E is
|
OCR Scan
|
PDF
|
S62251A
300-Mil
MS62251A
PID075
MS62251A
MS62251A-25NC
MS62251A-25RC
|
Untitled
Abstract: No abstract text available
Text: MOSEL MS621008 PRELIMINARY 128K x 8 CMOS Static RAM DESCRIPTION FEATURES The M S621008 is a high speed 1M-bit static RAM o rganizedas 120K x 8. Fully static in operation, the Chip Enable E control places the RAM in a low-pow er standby mode when inactive (HIGH). Standby power
|
OCR Scan
|
PDF
|
MS621008
S621008
ID078
MS621008-20EC
MS621008-25EC
MS621008-35EC
MS62100B-20KC
MS621008-25KC
MS621008-35KC
|
MS6265
Abstract: H711
Text: MOSEL /M S6265 8K x 8 Slow Speed CMOS Static RAM Ultra Low Data Retention Current FEATURES DESCRIPTION • Available in 100 ns M ax. • Autom atic power-down when chip disabled Th e M O S E L M S 6 2 6 5 is a slow speed, very low data retention current, 6 4 K bit static R A M , organized as 8 1 9 2 x
|
OCR Scan
|
PDF
|
S6265
S6265
500mV
MS6265-10NC
MS6265-10FC
MS6265-10PC
MS6265-10PI
P28-3
S28-4
P28-6
MS6265
H711
|
weitek
Abstract: weitek 4167 chipset for 486 486 system bus 80386 memory
Text: baSBBTl DDG17Db DS4 S4E » MOSEL IMO VI MS441 Cache Controller PRELIMINARY SimulCache chipset MO S E L - VITELIC FEATURES DESCRIPTION • High Performance Cache Controller optimized for 486 Secondary cache or 386 Primary cache applications • Integrates two 386/486 bus controllers in combination
|
OCR Scan
|
PDF
|
DDG17Db
MS441
MS443
PID070A
0GG17D7
MS441
T-52-33-21
weitek
weitek 4167
chipset for 486
486 system bus
80386 memory
|
Untitled
Abstract: No abstract text available
Text: MOSEL p r e lim in a r y MS443 Intelligent Dual Port Burst Memory FEATURES DESCRIPTION • High Performance Intelligent Memory optimized for fast burst read and burst write operations The MOSEL MS443 is an Intelligent Data Path and Cache Memory device optimized for use with MOSEL's
|
OCR Scan
|
PDF
|
MS443
MS443
MS441
64KByte
PID071
|
MS441
Abstract: MS443
Text: M OSEL p r e lim in a r y MS443 Intelligent Dual Port Burst Memory FEATURES DESCRIPTION • High Performance Intelligent M emory optimized for fast burst read and burst write operations The M OSEL M S443 is an Intelligent Data Path and Cache M em ory device optimized for use with MOSEL's
|
OCR Scan
|
PDF
|
MS443
MS441
144Kbit
PID071
MS443
|
Untitled
Abstract: No abstract text available
Text: MOSEL MS621008 PRELIM INARY 128K x 8 CMOS Static RAM DESCRIPTION FEATURES The M S621008 is a high speed 1M -bit static RAM organizedas 128K x 8. Fully static in operation, the Chip Enable E control places the RAM in a low-power standby mode when inactive (HIGH). Standby power
|
OCR Scan
|
PDF
|
MS621008
S621008
400-M
PID078
MS621008-20EC
E32-1*
MS621008-25EC
|