Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PINOUT OF BEL 187 Search Results

    PINOUT OF BEL 187 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    HX 2272 l2

    Abstract: t23b display ic TL 2272 DECODER 2130-F Intel 80386 programming model, memory paging T70a IMS G191 G191 61G191 "micro channel"
    Text: SGS-THOMSON IMS G201 XGA DISPLAY CONTROLLER PR ELIM INA R Y INFORM ATION IMS G201 « Address bus •0 3 System bus interface 32 Coprocessor CO Q 3 CRT and VRAM controller O VRAM address bus A/N font and sprite memory 32 VGA mode \7 \7 Register interface Video


    OCR Scan     		IMSG191 notDSize16Rtn notDSize32Rtn 40MHz G201X-40S HX 2272 l2 t23b display ic TL 2272 DECODER 2130-F Intel 80386 programming model, memory paging T70a IMS G191 G191 61G191 "micro channel" PDF

    2 x 20w amplifier mute

    Abstract: high end amplifier schematics LM audio power amplifier LM1876 operational amplifier discrete schematic multiple input audio amp 15-lead SIL IC 15w audio amplifier circuit diagram 2 x 20w amplifier LM1876TF TF15B
    Text: a t i o n a l S e m i c o n d u c t o r April 1995 LM 1876 OVCT'tWT'f? Audio Power Amplifier Series Dual 20W Audio P ow er A m plifier with M ute and S tandby M odes General Description Key Specifications The LM1876 is a stereo audio amplifier capable of deliver­


    OCR Scan     		LM1876 LM1876, 20-3A 2 x 20w amplifier mute high end amplifier schematics LM audio power amplifier operational amplifier discrete schematic multiple input audio amp 15-lead SIL IC 15w audio amplifier circuit diagram 2 x 20w amplifier LM1876TF TF15B PDF

    atmel 93c64

    Abstract: 93C64 ATMEL 118 93C46 AP-391 ATMEL 302 93c46 AP391 Atmel 014 93C46 ATMEL 116 93C46 821977-1 atmel 93C46
    Text: 82558 to 82559ER Migration for Embedded Applications Application Note AP-407 June 2000 Order Number: 752228-002 Revision 0.7 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual


    Original     		82559ER AP-407) 1000pF 1500pF S82558 atmel 93c64 93C64 ATMEL 118 93C46 AP-391 ATMEL 302 93c46 AP391 Atmel 014 93C46 ATMEL 116 93C46 821977-1 atmel 93C46 PDF

    EPX780

    Abstract: EPX780-15 altera epx740 mc-60 controller EPX740
    Text: FLASHIogic Programmable Logic Device Family March 1995, ver. 1 Features. Prelim inary Information Data Sheet Fo rm erly In te l's F L E X lo g ic iF X fam ily High-perform ance program m able logic device (P L D ) fam ily SRAM -based logic w ith shadow E P R O M or F L A S H m em ory


    OCR Scan     		24V10 VCC02 VCC03/VCC07 VCC05 EPX880 84-Pin 160-Pin EPX8160 EPX8160 208-Pin EPX780 EPX780-15 altera epx740 mc-60 controller EPX740 PDF

    687J

    Abstract: No abstract text available
    Text: ATV2500B Features • High Performance, High Density Programmable Logic Device Typical 7 ns Pin-to-Pin Delay Fully Connected Logic Array With 416 Product Terms Flexible Output Macrocell 48 Flip-Flops - Two per Macrocell 72 Sum Terms All Flip-Flops, I/O Pins Feed In Independently


    OCR Scan     		ATV2500B ATV2500B ATV2500BQ ATV2500BL ATV2500H/L Military/883C 687J PDF

    Hsync Vsync VGA

    Abstract: PCI-A14 65550 CHIPS VGA 65545 486 motherboard schematic CPU-180 CPU-191 486dx isa bios vl bus PCI-B24
    Text: 65550 HiQV32 Series Application Schematics Application Note Revision 1.0 September 1996 P R E L I M I N A R Y  Copyright Notice Copyright 1996 Chips and Technologies, Inc. ALL RIGHTS RESERVED. This manual is copyrighted by Chips and Technologies, Inc. You may not reproduce, transmit,


    Original     		HiQV32TM AN107 Hsync Vsync VGA PCI-A14 65550 CHIPS VGA 65545 486 motherboard schematic CPU-180 CPU-191 486dx isa bios vl bus PCI-B24 PDF

    Untitled

    Abstract: No abstract text available
    Text: FINAL C O M 'L :-7 /1 0 /1 2 /1 5 IN D :-1 0 /1 2 /1 5 /2 0 MACH 5-320/M ACH 5LV-320 V A N A N A M D T I S C O M P A N Y MACH5-320/120-7/10/12/1 5 MACH5-320/192-7/10/12/15 MACH5LV-320/184-7/10/12/15 MACH5-320/160-7/10/12/15 MACH5LV-320/120-7/10/12/15 MACH5LV-320/192-7/10/12/15


    OCR Scan     		5-320/M 5LV-320 MACH5-320/120-7/10/12/1 MACH5-320/192-7/10/12/15 MACH5LV-320/184-7/10/12/15 MACH5-320/160-7/10/12/15 MACH5LV-320/120-7/10/12/15 MACH5LV-320/192-7/10/12/15 MACH5-320/184-7/10/12/15 MACH5LV-320/160-7/10/12/15 PDF

    Untitled

    Abstract: No abstract text available
    Text: LogiCORE IP Multi-Port Memory Controller v6.06.a DS643 February 22, 2013 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Multi-Port Memory Controller (MPMC) is a fully parameterizable memory controller that supports SDRAM/DDR/DDR2/DDR3/LPDDR


    Original     		DS643 PPC440MC) PDF

    DDR2 phy

    Abstract: verilog hdl code for parity generator powerPC 440 schematics MT4HTF3264H ug406 PPC440MC VIRTEX-5 DDR2 sdram mig 3.61 LXT 971 VIRTEX-5 DDR PHY XAPP701
    Text: LogiCORE IP Multi-Port Memory Controller v6.06.a DS643 July 25, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Multi-Port Memory Controller (MPMC) is a fully parameterizable memory controller that supports SDRAM/DDR/DDR2/DDR3/LPDDR


    Original     		DS643 PPC440MC) DDR2 phy verilog hdl code for parity generator powerPC 440 schematics MT4HTF3264H ug406 PPC440MC VIRTEX-5 DDR2 sdram mig 3.61 LXT 971 VIRTEX-5 DDR PHY XAPP701 PDF

    DS643

    Abstract: microblaze locallink xilinx DDR3 controller user interface v605a B32R VIRTEX-5 DDR2 sdram mig 3.61 spartan6 mig ddr3 ddr3 ram slot pin detail 240 pin 0x000001DF verilog code for ddr2 sdram to virtex 5 using ip
    Text: LogiCORE IP Multi-Port Memory Controller v6.05.a DS643 October 19, 2011 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Multi-Port Memory Controller (MPMC) is a fully parameterizable memory controller that supports SDRAM/DDR/DDR2/DDR3/LPDDR


    Original     		DS643 PPC440MC) microblaze locallink xilinx DDR3 controller user interface v605a B32R VIRTEX-5 DDR2 sdram mig 3.61 spartan6 mig ddr3 ddr3 ram slot pin detail 240 pin 0x000001DF verilog code for ddr2 sdram to virtex 5 using ip PDF

    TW2816

    Abstract: RDD 17-33 skr 12/08 CFL blast circuit information XcxxX BT550 ibm rev.1.5 panel diagram 4342414 plx 9054 MODEM WIS MMI
    Text: lOP 480 Data Book Version 1.0 O ctober 1999 Website: Email: Phone: http://www.plxtech.com apps@plxtech.com 408 774-9060 800 759-3735 Fax: 408 774-2169 Contents Figures.


    OCR Scan     		32-bit 33-MHz 176-pin 225-pin 480-AA66PI 225-pin 480-AA66BI TW2816 RDD 17-33 skr 12/08 CFL blast circuit information XcxxX BT550 ibm rev.1.5 panel diagram 4342414 plx 9054 MODEM WIS MMI PDF

    SX-550-2701

    Abstract: SX-550-1701 Atheros AR5413 AR5413 data circuit schematics satellite connector circuit diagram of wifi wireless router HALO TG110 Atheros FC-618SM atheros 9201
    Text: SX-550 Embedded Intelligent Module Developer’s Reference Guide Revision L 2009 Silex Technology America, Inc. All rights reserved. March 2009 Silex Technology America SPECIFICALLY DISCLAIMS THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS OF THIS PRODUCT FOR A PARTICULAR PURPOSE. Silex


    Original     		SX-550 SX-550-2701 SX-550-1701 Atheros AR5413 AR5413 data circuit schematics satellite connector circuit diagram of wifi wireless router HALO TG110 Atheros FC-618SM atheros 9201 PDF

    neptune make M9 power analyzer USER MANUAL

    Abstract: neptune make M8 power analyzer USER MANUAL SRF 504 112dl hpn 986 007 S30VQ100 srf 4100 3 bit alu using verilog hdl code motorola shm 825 CTL 1616
    Text: Development System Reference Guide Introduction Design Flow PARTGEN NGDBuild User Constraints UCF File Using Timing Constraints Logical Design Rule Check MAP—The Technology Mapper LCA2NCD Physical Constraints (PCF) File DRC—Physical Design Rule Check


    Original     		Index-32 neptune make M9 power analyzer USER MANUAL neptune make M8 power analyzer USER MANUAL SRF 504 112dl hpn 986 007 S30VQ100 srf 4100 3 bit alu using verilog hdl code motorola shm 825 CTL 1616 PDF

    KEYPAD 4 X 4 using atmega16

    Abstract: No abstract text available
    Text: mikroBasic PRO for AVR March 2009. Reader’s note DISCLAIMER: Reader’s Note mikroBasic PRO for AVR and this manual are owned by mikroElektronika and are protected by copyright law and international copyright treaty. Therefore, you should treat this manual like any other copyrighted material e.g., a book . The manual and the compiler


    Original     		PDF

    Xilinx spartan xc3s400_ft256

    Abstract: XC3S400_FT256 XC3S400PQ208 XC3S250EPQ208 xc3s400TQ144 XC3S400FT256 xc3s1400afg676 XC3S700AFG484 XC3S500EPQ208 XC3S200FT256
    Text: Memory Interface Solutions User Guide UG086 v3.3 December 2, 2009 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished,


    Original     		UG086 DQS10 DQS11 DQS12 DQS13 DQS14 DQS15 DQS16 DQS17 Xilinx spartan xc3s400_ft256 XC3S400_FT256 XC3S400PQ208 XC3S250EPQ208 xc3s400TQ144 XC3S400FT256 xc3s1400afg676 XC3S700AFG484 XC3S500EPQ208 XC3S200FT256 PDF

    pt-041

    Abstract: DC028
    Text: DS33Z11 Ethernet Mapper www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS33Z11 extends a 10/100 Ethernet LAN segment by encapsulating MAC frames in HDLC or X.86 LAPS for transmission over a PDH/TDM data stream. The serial link supports bidirectionalsynchronous interconnect up to 52Mbps over xDSL,


    Original     		DS33Z11 52Mbps 35/Optical, 512kbps. pt-041 DC028 PDF

    BSP19

    Abstract: pt07 SHDSL DS21Q48 DS21Q55 DS3154 DS33Z11 DS33ZH11 RFC1662 BC605
    Text: DS33Z11 Ethernet Mapper www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS33Z11 extends a 10/100 Ethernet LAN segment by encapsulating MAC frames in HDLC or X.86 LAPS for transmission over a PDH/TDM data stream. The serial link supports bidirectionalsynchronous interconnect up to 52Mbps over xDSL,


    Original     		DS33Z11 100-Ball, DS33ZH11 100MHz 512kbps DS33Z11 BSP19 pt07 SHDSL DS21Q48 DS21Q55 DS3154 DS33ZH11 RFC1662 BC605 PDF

    ds21348

    Abstract: DS33Z rspc DS33Z11 DS33ZH11 RFC1662 169ball
    Text: DS33Z11 Ethernet Mapper www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS33Z11 extends a 10/100 Ethernet LAN segment by encapsulating MAC frames in HDLC or X.86 LAPS for transmission over a PDH/TDM data stream. The serial link supports bidirectionalsynchronous interconnect up to 52Mbps over xDSL,


    Original     		DS33Z11 DS33Z11 52Mbps 35/Optical, 512kbps. ds21348 DS33Z rspc DS33ZH11 RFC1662 169ball PDF

    7e 33

    Abstract: No abstract text available
    Text: DS33Z11 Ethernet Mapper www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS33Z11 extends a 10/100 Ethernet LAN segment by encapsulating MAC frames in HDLC or X.86 LAPS for transmission over a PDH/TDM data stream. The serial link supports bidirectionalsynchronous interconnect up to 52Mbps over xDSL,


    Original     		DS33Z11 52Mbps 35/Optical, 512kbps. DS33Z11 56-G6035-001A X169-1* 7e 33 PDF

    Untitled

    Abstract: No abstract text available
    Text: DS33Z11 Ethernet Mapper www.maxim-ic.com FEATURES GENERAL DESCRIPTION The DS33Z11 extends a 10/100 Ethernet LAN segment by encapsulating MAC frames in HDLC or X.86 LAPS for transmission over a PDH/TDM data stream. The serial link supports bidirectionalsynchronous interconnect up to 52Mbps over xDSL,


    Original     		DS33Z11 DS33Z11 52Mbps 35/Optical, 512kbps. PDF

    MICRO CONTROLLER ATMEL free

    Abstract: No abstract text available
    Text: DS33Z11 Ethernet Mapper www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS33Z11 extends a 10/100 Ethernet LAN segment by encapsulating MAC frames in HDLC or X.86 LAPS for transmission over a PDH/TDM data stream. The serial link supports bidirectionalsynchronous interconnect up to 52Mbps over xDSL,


    Original     		DS33Z11 52Mbps 35/Optical, 512kbps. DS33Z11 56-G6035-001A X169-1* MICRO CONTROLLER ATMEL free PDF

    RFC1662-PPP

    Abstract: PADR22 DS33Z11 DS33ZH11 RFC1662 TBC22 BEC20 RPC13 RFC2615-PPP PT041
    Text: DS33Z11 Ethernet Mapper www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS33Z11 extends a 10/100 Ethernet LAN segment by encapsulating MAC frames in HDLC or X.86 LAPS for transmission over a PDH/TDM data stream. The serial link supports bidirectionalsynchronous interconnect up to 52Mbps over xDSL,


    Original     		DS33Z11 DS33Z11 52Mbps 35/Optical, 512kbps. RFC1662-PPP PADR22 DS33ZH11 RFC1662 TBC22 BEC20 RPC13 RFC2615-PPP PT041 PDF

    LD33 VOLTAGE REGULATOR

    Abstract: LD33 VOLTAGE REGULATOR 3.3v NIKKO NR 9600 LD33 regulator TRANSISTOR si 6822 LD50 VOLTAGE REGULATOR st LD33 smd code marking ld33 LD33 VOLTAGE REGULATOR ST ld33 st
    Text: Shortform Catalog January 2004 Micrel Semiconductor • 1849 Fortune Drive • San Jose, CA 95131 • USA • tel +1 408 944-0800 • fax +1 408 944-1000 Micrel Shortform Catalog January 2004 2004 Micrel, Inc. The information furnished by Micrel, Inc., in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use, nor any


    Original     		Tiny0240 M0009-012804 LD33 VOLTAGE REGULATOR LD33 VOLTAGE REGULATOR 3.3v NIKKO NR 9600 LD33 regulator TRANSISTOR si 6822 LD50 VOLTAGE REGULATOR st LD33 smd code marking ld33 LD33 VOLTAGE REGULATOR ST ld33 st PDF

    dyna image

    Abstract: No abstract text available
    Text: Table of Contents April 2009. mikroBasic PRO for PIC Reader’s note DISCLAIMER: mikroBASIC PRO for PIC and this manual are owned by mikroElektronika and are protected by copyright law and international copyright treaty. Therefore, you should treat this manual like any other copyrighted material e.g., a book . The manual and the compiler


    Original     		PDF