Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    POLYPHASE CIC DECIMATION FILTER Search Results

    POLYPHASE CIC DECIMATION FILTER Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    NFMJMPC226R0G3D Murata Manufacturing Co Ltd Data Line Filter, Visit Murata Manufacturing Co Ltd
    NFM15PC755R0G3D Murata Manufacturing Co Ltd Feed Through Capacitor, Visit Murata Manufacturing Co Ltd
    NFM15PC435R0G3D Murata Manufacturing Co Ltd Feed Through Capacitor, Visit Murata Manufacturing Co Ltd
    NFM15PC915R0G3D Murata Manufacturing Co Ltd Feed Through Capacitor, Visit Murata Manufacturing Co Ltd
    DM7842J/883 Rochester Electronics LLC DM7842J/883 - BCD/Decimal Visit Rochester Electronics LLC Buy

    POLYPHASE CIC DECIMATION FILTER Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    cic filter for digital down converter

    Abstract: HSP50214 MUX 8-1 Dual 4-1 MUX 8 INPUT 4 OUTPUT MUX
    Text: A Digital Programmable Downconverter for AMPS, North American TDMA, GSM and CDMA Signal Applications Designed For Wideband and Narrowband Sampling Applications; 12.8 MHz Usable Bandwidth with 3:1 Analog Antialiasing Filter ; Minimum 84 dB Dynamic Range Cartesian


    Original     		PDF HSP50214 35MHz cic filter for digital down converter MUX 8-1 Dual 4-1 MUX 8 INPUT 4 OUTPUT MUX

    16 AS 15 HB1

    Abstract: No abstract text available
    Text: Calculating Maximum Processing Rates of the PDC HSP50214, HSP50214A and HSP50214B Application Note January 1999 AN9720.2 Authors: John Henkelman and Dave Damerow Introduction [ /Title (AN97 20) /Subject (Calculating Maximum Processing Rates of the PDC (HSP5


    Original     		PDF HSP50214, HSP50214A HSP50214B) AN9720 HSP50 16 AS 15 HB1

    Untitled

    Abstract: No abstract text available
    Text: Harris Semiconductor No. AN9720.1 Digital Signal Processing February 1998 Calculating Maximum Processing Rates of the PDC HSP50214, HSP50214A and HSP50214B Authors: John Henkelman and Dave Damerow Introduction greater than the maximum sample rate of the A/D or PDC, then


    Original     		PDF AN9720 HSP50214, HSP50214A HSP50214B) 1-800-4-HARRIS

    cic filter

    Abstract: decimation filters HSP50214 logic diagram of ic 7432 DC variable power center tap HB2-0 HSP50214A HSP50214B
    Text: Calculating Maximum Processing Rates of the PDC HSP50214, HSP50214A and HSP50214B Application Note Introduction January 1999 AN9720.2 BAND OF INTEREST Configuring the Programmable Digital Downconverter (PDC) requires selecting clock, decimation and interpolation rates for


    Original     		PDF HSP50214, HSP50214A HSP50214B) AN9720 cic filter decimation filters HSP50214 logic diagram of ic 7432 DC variable power center tap HB2-0 HSP50214B

    cic filter

    Abstract: HSP50214 HSP50214A HSP50214B cic filter for digital down converter
    Text: TM Calculating Maximum Processing Rates of the PDC HSP50214, HSP50214A and HSP50214B Application Note January 1999 Introduction AN9720.2 BAND OF INTEREST Configuring the Programmable Digital Downconverter (PDC) requires selecting clock, decimation and interpolation rates for


    Original     		PDF HSP50214, HSP50214A HSP50214B) AN9720 cic filter HSP50214 HSP50214B cic filter for digital down converter

    cic filter

    Abstract: cic filter for digital down converter decimation filters transistor 9720 HSP50214 cic2852 AN9720
    Text: Harris Semiconductor No. AN9720 Digital Signal Processing June 1997 Calculating Maximum Processing Rates of the PDC HSP50214 Authors: John Henkelman and Dave Damerow Introduction cess a lower frequency sampling alias of the IF signal should be considered. If the IF is in the lower portion of the A/D


    Original     		PDF AN9720 HSP50214) HSP50214 cic filter cic filter for digital down converter decimation filters transistor 9720 cic2852 AN9720

    cic filter

    Abstract: HSP50214 HSP50214A HSP50214B ASSP29 circuit diagram for FIR filter
    Text: Calculating Maximum Processing Rates of the PDC HSP50214, HSP50214A and HSP50214B Application Note January 1999 AN9720.2 Authors: John Henkelman and Dave Damerow Introduction BAND OF INTEREST Configuring the Programmable Digital Downconverter (PDC) requires selecting clock, decimation and interpolation rates for


    Original     		PDF HSP50214, HSP50214A HSP50214B) AN9720 cic filter HSP50214 HSP50214B ASSP29 circuit diagram for FIR filter

    HSP50216

    Abstract: Block Diagram CIC Filter polyphase cic decimation filter "Polyphase sequence"
    Text: Use of HSP50216 QPDC for CDMA Applications IS-95 and CDMA2000 TM Application Note April 2001 AN9928 Authors: Aaron Algiere and Dejan Radic Description tle 92 This document will explain how to use Intersil’s Quad Programmable Down Converter, HSP50216, for


    Original     		PDF HSP50216 IS-95 CDMA2000) AN9928 HSP50216, CDMA2000 44MSPS 4576MSPS 750kHz 900kHz, Block Diagram CIC Filter polyphase cic decimation filter "Polyphase sequence"

    13-TAP

    Abstract: 33-TAP HSP50216 application circuit diagram for fir filter polyphase cic decimation filter 6 tap FIR Filter "Polyphase sequence"
    Text: [ /Title an992 8 /Subjec t (Use of HSP50 216 QPDC for CDMA Applic ations IS-95 and CDMA 2000) /Autho r () /Keyw ords (Intersi l Corpor ation, semico nducto r, digital radio, softwar e radio, digital receive r, softwar e receive Use of HSP50216 QPDC for CDMA Applications


    Original     		PDF an992 HSP50 IS-95 HSP50216 IS-95 CDMA2000) AN9928 HSP50216, CDMA2000 44MSPS 13-TAP 33-TAP application circuit diagram for fir filter polyphase cic decimation filter 6 tap FIR Filter "Polyphase sequence"

    polyphase cic decimation filter

    Abstract: No abstract text available
    Text: A Digital Programmable Downconverter for AMPS, North American TDMA, GSM and CDMA Signal Applications Designed For Wideband and Narrowband Sampling Applications; 12.8 MHz Usable Bandwidth with 3:1 Analog Antialiasing Filter ; Minimum 84 dB Dynamic Range Cartesian


    Original     		PDF HSP50214 35MHz 52MHz polyphase cic decimation filter

    Block Diagram CIC Filter

    Abstract: 8 INPUT 4 OUTPUT MUX digital Serial FIR Filter "narrowband sampling" HSP50214 Parallel FIR Filter cic filter for digital down converter polyphase cic decimation filter
    Text: A Digital Programmable Downconverter for AMPS, North American TDMA, GSM and CDMA Signal Applications Designed For Wideband and Narrowband Sampling Applications; 12.8 MHz Usable Bandwidth with 3:1 Analog Antialiasing Filter ; Minimum 84 dB Dynamic Range Cartesian


    Original     		PDF HSP50214 sp214bde FO-006 Block Diagram CIC Filter 8 INPUT 4 OUTPUT MUX digital Serial FIR Filter "narrowband sampling" Parallel FIR Filter cic filter for digital down converter polyphase cic decimation filter

    cic filter

    Abstract: ic 9661 X band 5-bit phase shifter C127 C128 C159 C160 C192 C193 C224
    Text: Harris Semiconductor No. AN9661 Digital Signal Processing January 1997 Implementing Polyphase Filtering with the HSP50110 DQT HSP50210 (DCL) and the HSP43168 (DFF) Authors: John Henkelman and David Damerow Introduction Polyphase resampling filters are often used for timing adjustments in bit synchronizer loops. They are most commonly


    Original     		PDF AN9661 HSP50110 HSP50210 HSP43168 HSP50110 HSP50210 HSP43168 cic filter ic 9661 X band 5-bit phase shifter C127 C128 C159 C160 C192 C193 C224

    32-bit adder

    Abstract: ic 9661 C127 C128 C159 C160 C193 C224 HSP43168 HSP50110
    Text: TM Implementing Polyphase Filtering with the HSP50110 DQT , HSP50210 (DCL) and the HSP43168 (DFF) Application Note January 1998 AN9661.1 Authors: John Henkelman and David Damerow Introduction Polyphase resampling filters are often used for timing adjustments in bit synchronizer loops. They are most


    Original     		PDF HSP50110 HSP50210 HSP43168 AN9661 HSP50110 HSP50210 HSP43168 32-bit adder ic 9661 C127 C128 C159 C160 C193 C224

    C127

    Abstract: C128 C159 C160 C193 C224 HSP43168 HSP50110 HSP50210 cic compensation filter
    Text: Implementing Polyphase Filtering with the HSP50110 DQT , HSP50210 (DCL) and the HSP43168 (DFF) Application Note January 1999 AN9661.1 Authors: John Henkelman and David Damerow Introduction TABLE 1. INTERPOLATE BY 3 DECIMATE BY 5 Polyphase resampling filters are often used for timing adjustments in bit synchronizer loops. They are most commonly


    Original     		PDF HSP50110 HSP50210 HSP43168 AN9661 HSP50110 HSP50210 HSP43168 C127 C128 C159 C160 C193 C224 cic compensation filter

    tuner 3402

    Abstract: HSP50210 HSP50214B HSP50214BVC HSP50214BVI
    Text: HSP50214B Semiconductor Data Sheet February 1999 File Number 4450.2 Programmable Downconverter Features The HSP50214B Programmable Downconverter converts digitized IF data into filtered baseband data which can be processed by a standard DSP microprocessor. The


    Original     		PDF HSP50214B HSP50214B 55MHz 14-bit tuner 3402 HSP50210 HSP50214BVC HSP50214BVI

    Tuner sharp QPSK

    Abstract: 9031 code fir filter Numerically Controlled Oscillator HSP50210 HSP50214 HSP50214VC HSP50214VI
    Text: February 2000 Programmable Downconverter Features Description • Up to 52 MSPS Front-End Processing Rates CLKIN and 35 MSPS Back-End Processing Rates (PROCCLK) Clocks May Be Asynchronous The HSP50214 Programmable Downconverter converts digitized IF data into filtered baseband data which can be


    Original     		PDF HSP50214 100dB 255-Tap 625kHz Tuner sharp QPSK 9031 code fir filter Numerically Controlled Oscillator HSP50210 HSP50214VC HSP50214VI

    HSP50210

    Abstract: HSP50214B HSP50214BVC HSP50214BVI intersil application note book
    Text: HSP50214B Data Sheet February 1999 File Number 4450.2 Programmable Downconverter Features The HSP50214B Programmable Downconverter converts digitized IF data into filtered baseband data which can be processed by a standard DSP microprocessor. The Programmable Downconverter PDC performs down


    Original     		PDF HSP50214B HSP50214B 55MHz 14-bit HSP50210 HSP50214BVC HSP50214BVI intersil application note book

    HSP50210

    Abstract: HSP50214B HSP50214BVC HSP50214BVI
    Text: Data Sheet May 2000 File Number 4450.3 Programmable Downconverter Features The HSP50214B Programmable Downconverter converts digitized IF data into filtered baseband data which can be processed by a standard DSP microprocessor. The Programmable Downconverter PDC performs down


    Original     		PDF HSP50214B 65MSPS 55MHz 14-bit HSP50210 HSP50214BVC HSP50214BVI

    bpsk modulator 20mhz

    Abstract: dqpsk modulator CW25 DATASHEET SEMICONDUCTOR tag c3 625 800 HSP50210 HSP50214B HSP50214BVC HSP50214BVI 9031d
    Text: HSP50214B TM Data Sheet May 2000 File Number 4450.3 Programmable Downconverter Features The HSP50214B Programmable Downconverter converts digitized IF data into filtered baseband data which can be processed by a standard DSP microprocessor. The Programmable Downconverter PDC performs down


    Original     		PDF HSP50214B HSP50214B 55MHz 14-bit bpsk modulator 20mhz dqpsk modulator CW25 DATASHEET SEMICONDUCTOR tag c3 625 800 HSP50210 HSP50214BVC HSP50214BVI 9031d

    Untitled

    Abstract: No abstract text available
    Text: HSP50214B Data Sheet File Number 4450.2 Programmable Downconverter Features The HSP50214B Programmable Downconverter converts digitized IF data into filtered baseband data which can be processed by a standard DSP microprocessor. The Programmable Downconverter PDC performs down


    Original     		PDF HSP50214B 0214B) 14-bit

    Untitled

    Abstract: No abstract text available
    Text: HSP50214B Data Sheet May 1, 2007 FN4450.4 Programmable Downconverter Features The HSP50214B Programmable Downconverter converts digitized IF data into filtered baseband data which can be processed by a standard DSP microprocessor. The Programmable Downconverter PDC performs down


    Original     		PDF HSP50214B FN4450 HSP50214B 65MSPS 55MHz 14-bit

    HSP50210

    Abstract: HSP50214B HSP50214BVC HSP50214BVCZ HSP50214BVI HSP50214BVIZ E23LG 23BITS
    Text: HSP50214B Data Sheet May 1, 2007 FN4450.4 Programmable Downconverter Features The HSP50214B Programmable Downconverter converts digitized IF data into filtered baseband data which can be processed by a standard DSP microprocessor. The Programmable Downconverter PDC performs down


    Original     		PDF HSP50214B FN4450 HSP50214B 65MSPS 55MHz 14-bit HSP50210 HSP50214BVC HSP50214BVCZ HSP50214BVI HSP50214BVIZ E23LG 23BITS

    12S14

    Abstract: No abstract text available
    Text: H A R R IS Sem iconductor Calculating Maximum Processing Rates of the PDC HSP50214, HSP50214A and HSP50214B A p p lic a tio n N o te J a n u a ry 1999 Authors: John Henkelman and Dave Damerow Introduction BAND OF INTEREST Configuring the Programmable Digital Downconverter (PDC)


    OCR Scan     		PDF HSP50214, HSP50214A HSP50214B) HSP50214 ASSP-29 FO-006 12S14

    digital FIR Filter using multiplier

    Abstract: signal path designer
    Text: u A | ? i 7| C Sem iconductor Im plem enting Polyphase Filtering w ith the HSP50110 DQT , I HSP50210(DCL) and the HSP43168(DFF) A p p lic a t io n N o te J a n u a ry 1999 I A N 9661 .1 Authors: John Henkelman and David Damerow Introduction t a b l e 1. i n t e r p o l a t e b y 3 d e c im a te b y 5


    OCR Scan     		PDF HSP50110 HSP50210 HSP43168 HSP50110 digital FIR Filter using multiplier signal path designer